



This is the **accepted version** of the article:

Diaz-Fortuny, Javier; Martin Martinez, Javier; Rodriguez, Rosana; [et al.]. «A smart noise- and RTN-removal method for parameter extraction of CMOS aging compact models». Solid-State Electronics, Vol. 159 (Sep. 2019), p. 99-105. DOI 10.1016/j.sse.2019.03.045

This version is available at https://ddd.uab.cat/record/249165 under the terms of the $\fbox{\mbox{\colored}}{\mbox{\colored}}{\mbox{\colored}{\mbox{\colored}}{\mbox{\colored}}{\mbox{\colored}}}}}}}}}}}}}}}}}}$

A Smart Noise- and RTN-Removal Method for Parameter Extraction of CMOS Aging Compact Models

Javier Diaz-Fortuny^{1*}, Javier Martin-Martinez¹, Rosana Rodriguez¹, Rafael Castro-Lopez², Elisenda Roca², Francisco V. Fernandez² and Montserrat Nafria¹.

¹Electronic Engineering Department, (REDEC) group. Universitat Autònoma de Barcelona (UAB), Barcelona 08193, (Spain).

²Instituto de Microelectrónica de Sevilla, IMSE-CNM, CSIC and Universidad de Sevilla, (Spain).

*corresponding author: javier.diaz@uab.es

Abstract—In modern nanometer-scale CMOS technologies, time-zero (TZV) and time-dependent variability (TDV) effects, e.g., coming from aging mechanisms like Bias Temperature Instability (BTI), Hot Carrier Injection (HCI) or Random Telegraph Noise (RTN), have reemerged as a serious threat affecting the performance of analog and digital integrated circuits. Variability induced by the aging phenomena can lead circuits to a progressive malfunction or failure. In order to understand the effects of the mentioned variability sources, a precise statistical characterization and modeling of these effects should be done. Typically, transistor TDV characterization entails long, and typically prohibitive, testing times, and huge amounts of data, which are complex to post-process. This work presents a new method to statistically characterize the emission times and threshold voltage shifts (ΔV_{th}) related to oxide defects in nanometer CMOS transistors during aging tests. The method identifies the V_{th} drops associated to oxide trap emissions during BTI and HCI aging recovery traces while removing RTN and background noise contributions, to avoid artifacts during data analysis.

Keywords—CMOS; BTI; HCI; parameters; extraction; method; RTN; defects; aging;

I. Introduction

With nowadays CMOS technology downscaling, BTI [1][2] and HCI [3][4] aging effects, as well as RTN [5][6] transient effects, have re-emerged as important time-dependent variability (TDV) phenomena that must be taken into account in the design of digital and analog integrated circuits (ICs). During circuit operation, the variability effects related to the trapping/detrapping in/from oxide defects could result in circuit malfunction due to the shift of some transistor parameters, such as the threshold voltage (V_{th}) [7]. Thus, it is critical for IC designers to take into account TDV effects to implement reliability-aware circuits [8]. To this end, appropriate TDV compact models, like the Probabilistic Defect Occupancy (PDO) model [3], are essential. These models need to account for and clearly distinguish the 'slow' defects, responsible for aging-induced degradation, from the 'fast' defects causing the RTN transient variations. As shown in this paper, isolating the impact of the different types of defects within the experimental data is not straightforward.

Another important aspect is that an accurate extraction method of the defect parameters requires characterization of transistors under accelerated stress conditions [9]. Conventional BTI/HCI aging characterization techniques are based in the application of serialized stressmeasurement (SM) sequences to one or few transistors simultaneously using probe by stations. characterization technique consists in an stress phase, which accelerates the device degradation through the application of overvoltage to the device terminals, and a measurement phase, where the effects of the induced aging can be measured in reasonable testing times [10]. However, to get sufficient statistical data, a massive aging test, with hundreds of transistors subjected to the same characterization pattern, must be performed. Doing so serially (one device at a time) may, however, take several months. In our work, we use our previously designed 65-nm array-based IC ENDURANCE chip [11] in combination with a custom-designed characterization setup [12] that allows to execute BTI/HCI aging tests over hundreds of CMOS transistors with a stress parallelization technique that significantly reduces the total aging test time.

The impact of aging can be modeled through the analysis of the emission time (τ_e) and corresponding impact on the variation of the threshold voltage (η) of each defect in the transistor. This analysis is carried out during the measurement phases, after the application of overvoltage stress, where a 'recovery' of the device threshold voltage V_{th} can be observed [13]. Fig. 1 shows experimental recovery traces attained after the execution of a massive BTI test, where charge detrapping from oxide defects can be clearly seen during the recovery time as positive abrupt current jumps (i.e., V_{th} decrease). Note also




Fig. 1. Several recovery traces from a massive BTI test showing discrete current increments.

in Fig. 2 that the simultaneous presence of RTN in the traces could mask or significantly increase the current increments, so it is critical to distinguish between those current levels that are linked to fast transients and slow defect discharges.

In this work, we introduce a novel and smart method of defect parameters extraction that identifies the defect-related τ_e and η values from a large number of experimental transistor recovery traces, where fast defect capture/emissions (i.e., RTN) and background noise are present. To model the effect of aging without noise-masking issues, the defect parameters extraction method removes the RTN and background noise from the measured BTI/HCI recovery traces and evaluates the $\{\tau_e,\,\eta\}$ tuple of each slow defect discharge found.




Fig. 2. Zoom-in of some traces in Fig. 1 showing fast defect transitions (RTN) mixed with slow defect discharges that result in $I_{\rm DS}$ abrupt jumps.

II. DESCRIPTION OF THE METHOD

The defect parameters extraction method follows the flow diagram shown in Fig. 3. For each device involved in the aging test, the method treats each recovery trace individually. First, it converts the I_{DS} vs. time traces measured after the stress period into the equivalent ΔV th vs. time trace (the difference between the instantaneous threshold voltage and that of the fresh device). By means of the Weighted Time Lag Plot (WTLP) method [5][6], all ΔV th levels of the trace are obtained. In order to remove the background noise from the recovery traces, each experimental ΔV th sample is assigned to one of the ΔV th levels previously found with the WTLP method, quantizing the trace and removing the background noise. Then, all RTN fast defect transitions (if any) are removed from the trace through the analysis of each transition between the i-th and the (i+1)-th recovery sample. The last step consists in the extraction of τ_e and η parameters associated to each of the identified defect discharge. This 5-step procedure is described in detail in the following.

I) I_{DS} conversion to ΔV_{th} . For each tested device, the I_{DS} recovery traces measured as a function of time during the aging test is converted into the equivalent ΔV_{th} vs. time trace by means of the pre-stress I_{DS} - V_{GS} curve, i.e., the I_{DS} - V_{GS} curve of the fresh device [14]. For instance, Fig. 4 shows the results of the conversion from a measured I_{DS} trace, like the ones represented in Fig. 1, to its equivalent ΔV_{th} waveform, where 3 charge emissions (denoted with green arrows) can be clearly located during the measurement time window of 100s.




Fig. 3. Diagram flow of the parameters extraction method.

Moreover, as can be observed in the recovery trace, fast transitions associated to RTN are present during the entire characterization experiment. The inset of Fig. 4 exposes one of those fast defect transitions between two separated ΔV_{th} levels superimposed to a temporaly constant ΔV_{th} level. Fig. 4(b) reveals fast capture/emission transitions, switching between 4 different ΔV_{th} levels (i.e., L0 to L3) and mixed with background noise. A visual inspection of Fig. 4(b) reveals the joint contribution of tow individual RTN signals, one switching between ΔV_{th} levels L0-L1 and the other one switching with lower capture/emission times between L1-L3 and between L0-L2.




Fig. 4. (a) Example of a ΔV th trace constructed from the measured I_{DS} recovery data, showing three clear slow defect discharges labeled with green arrows. The inset in figure (a) shows RTN and background noise on top of a ΔV th level. (b) Zoom-in in Figure (a) showing the combination of two fast defects.

2) Identification of ΔV_{th} trace levels. The next step consists in the application of the WTLP method [5][15] to each recovery trace, in order to identify the number and magnitude of the ΔV_{th} levels present in the trace. The basic principle of the WTLP technique is the Time Lag-Plot (TLP) method [16], in which the i-th data sample of an experimental signal is represented versus the (i+1)-th data sample as shown in Fig. 5(a). The plot diagonal shows populated data regions corresponding to different data levels (i.e., I_{DS} or ΔV_{th}) while transitions between different levels and background noise are located outside the diagonal.

The TLP methodology can be used when the background noise is low enough, so that the ΔV_{th} levels and/or transitions can be clearly distinguished. However, if the background noise is so relevant that masks the capture/emission transitions, the resulting TLP of the ΔV_{th} levels are overlapped with the background noise making impossible to accurately locate them. Thus, the improved WTLP [5] is used instead of the TLP to clearly separate the background noise present in the recovery traces from the capture/emission defect transitions. The WTLP represents the probability that a $(\Delta V_{th-i} - \Delta V_{th-(i+1)})$ data sample in a recovery trace corresponds to one of the levels present in the trace. This probability is calculated by the normal bivariate distribution function (1.1) for each data sample. The weighted time lag function defined in equation (1.2) reveals the contribution of all samples in the recovery trace, weighted by its distance to the analyzed $\Delta V_{\text{th-i}}$ data sample.

$$\varphi_{i}(\mathbf{x}, \mathbf{y}) = \frac{1}{2\pi\alpha^{2}} \exp\left[\frac{-\left[\left(I_{i} - \mathbf{x}\right)\right] + \left[\left(I_{i+1} - \mathbf{y}\right)^{2}\right]}{2\alpha^{2}}\right] \tag{1.1}$$

$$\Psi(\mathbf{x}, \mathbf{y}) = \mathbf{K} \sum_{i=1}^{N-1} \Phi_{i} \tag{1.2}$$

As shown in Fig. 5(b), where the function Ψ has been plotted against all data samples of the TLP Fig. 5(a), the Ψ function gets higher values in the most populated regions of the TLP. Moreover, those populated regions are located across the main diagonal of the WTLP where each local maximum corresponds to an individual current level present in the recovery trace.




Fig. 5. Representation of a conventional TLP in an arbitrary example (a) and the corresponding WTLP in (b) [5].

For instance, Fig. 6(a) shows the WTLP resulting from the analysis of trace 1 in Fig. 4(a). In this case, the corresponding ΔV_{th} variations have been calculated from the comparison between the fresh $I_{DS}\text{-}V_{GS}$ and the I_{DS} current measured after the BTI stress, as explained in step 1. By analyzing the diagonal of the WTLP, four groups of populated data regions, separated in the figure by green dashed arrows, can be distinguished. Each one of the data groups corresponds to a different ΔV_{th} level present in the recovery trace. Transitions from one data group to the next one are considered as slow defect emissions at a specific τ_e and the difference between two ΔV_{th} levels corresponds to the η of the discharged defect.

Furthermore, when present, fast capture/emissions on top of each ΔV_{th} level can also be clearly distinguished, as red-colored regions in the diagonal (i.e., in the ΔV_{th} levels L0 to L9) with other less populated regions located perpendicularly to the diagonal (i.e., ΔV_{th} level transitions). Moreover, the ten red populated regions in the WTLP in Fig. 6(a) can be easily associated with each ΔV_{th} level present in the recovery trace in Fig. 6(b) (pointed out with red arrows).

In order to clearly see the ΔV_{th} values associated to the RTN transitions detected in Fig. 4(b), a zoom-in of the WTLP (red square in Fig. 6(a)) is plotted in Fig. 7. The zoom clearly shows the 4 red regions across the diagonal, which correspond to the four different ΔV_{th} levels (i.e., L0, L1, L2 and L3). The blue regions out of the diagonal in the WTLP indicate the




Fig. 6. (a) WTLP resulting from the analysis of Trace #1 in Fig. 4(a). Corresponding ΔV_{th} level in the recovery trace for each red-colored zone in the WTLP in (a).

transitions between levels (e.g., L1 \rightarrow L3). For instance, for t~25s, the signal switches between levels L1 and L3 and later, for t~30s, the signal switches between L0 and L2. These levels result from the joint combination of the two individual RTN signals shown in Fig. 4 (b), coming from the fast charges/discharges of two oxide defects. The results shown in Fig. 7 clearly demonstrate that the application of the WTLP to the ΔV_{th} recovery trace allows an accurate location of all ΔV_{th} levels, and is able to distinguish between RTN and BTI contributions.




Fig. 7. Zoom-in of the WTLP in Fig. 6(a) showing, for the two RTN signals in Fig. 4(b), the Δ Vth levels in the diagonal of the WTLP and the corresponding transitions between Δ Vth levels outside the diagonal.

- 3) Background noise removal. Once the ΔV_{th} levels are identified with the WTLP method, the procedure assigns the closest ΔV_{th} level to each sample in the ΔV_{th} trace. This step quantizes the ΔV_{th} recovery trace, removing the background noise and keeping only ΔV_{th} levels associated to captures/emissions of RTN and BTI contributions. For instance, Fig. 8(a)-(c) displays three ΔV_{th} traces (blue traces), showing high ΔV_{th} degradation due to the previous stress, and also the ΔV_{th} trace reconstruction (red traces) with the background noise removed. During the recovery period (in this example, from 2ms to 100s), different ΔV_{th} levels can be observed because of defect emissions mixed with RTN phenomena, as shown in detail in the zoom-in plots in Fig. 8(b) and (c).
- 4) Removal of RTN-related transients. In order to distinguish between RTN and BTI contributions, we define a square matrix, named Transition Matrix (TM), to store the transitions between different $\Delta V th$ levels in the recovery trace. The dimention of the TM is the total number of ΔV_{th} levels found, in this particular case ten, each ΔV_{th} level is denoted as LN where N ranges from 0 to 9. The rows of the TM are defined as the initial $\Delta V th$ levels (i.e., i-th $\Delta V th$ level) while the columns are defined as the final ones (i.e., (i+1)-th $\Delta V th$ level). During the $\Delta V th$ trace analysis, three different $\Delta V th$ level transitions can be distinguished:
- Case (i): No change of the ΔVth level, i.e., the ΔVth level of the i-th data sample equals the (i+1)-th ΔVth level. For instance, two consecutive ΔVth samples staying at level L1.
- Case (ii): Defect charging. The (i+1)-th ΔVth level is larger than the i-th ΔVth level. For instance, two consecutive ΔVth samples switching from level L1 to L3.




Fig. 8. (a) Recovery traces (blue) with the reconstructed trace without noise (red). (b), (c) zoom in the signals showing RTN (blue traces) and trace reconstruction without background noise (red traces).

- Case (iii): Defect discharging. The (i-th)+1 ΔVth level is smaller than the i-th ΔVth level. For instance, two consecutive ΔVth samples switching from level L3 to L1.
 - To construct the TM, the ΔV_{th} recovery trace is swept by its (i_i, i_{i+1}) elements and the transition location counter of the TM initial-final ΔV th level is incremented when needed. Case (i) transitions will lay in the main diagonal of the TM while case (ii) and case (iii) transitions will be located above and below the TM main diagonal respectively. For instance, in Trace 1 in Fig. 8(a), which is actually the same trace in Fig. 4(a), ten ΔV th levels have been detected by the WTLP method (Fig. 6(a)). The resulting 10x10 TM is filled with all ΔV_{th} transitions identified during the ΔV_{th} recovery trace sweep as shown in Fig. 9(a). In order to remove fast RTN transitions from the traces, the method analyzes the data in the TM, distinguishing the following two cases:
- Slow emission recognition: This type of defect emissions is characterized by a unique defect discharge to a lower ΔV_{th} level. In the TM, this appears as a '1' in the corresponding element below the TM main diagonal, and a '0' in the TM symmetric position. Analyzing the TM in Fig. 9(a), three different emissions, without any further capture, can be found marked with blue circles: from initial to final ΔV_{th} levels L4-L3, L6-L4 and L8-L7.
- Transients recognition: the method identifies multiple and consecutive transitions between two distinct ΔVth levels. For instance, all transitions of the combined RTN signals in Fig. 4(b), uncoupled by the WTLP method in Fig. 7(b), are marked in the TM of Fig. 9(a) with a green dashed square, which correspond to transitions from/to levels L0

to L3. A clear example of a transient in the TM is highlighted with a solid red square box, which corresponds to the RTN signal shown in the inset of Fig. 4(a). The main diagonal (of the red square box) indicates the number of samples at the same ΔV_{th} level (i.e., initial and final $\Delta V th$ levels L6 or L7) while hundred ten defect discharges (i.e., initial L7 to final L6) and 109 defect charges (i.e., initial L6 to final L7) take place in the RTN signal.

Fig. 10 displays the resulting 1, 2 and 3 traces after the application of the methodology showing a total of 3, 8 and 4 slow emissions, without artifacts coming from fast defect transitions and background noise, respectively.

5) Defect parameters extraction. The last step consists in obtaining the τ_e and η parameters of the slow defect emissions. This is done by locating the elements below the TM main diagonal showing single discharge that have a symmetrical zero above the TM main diagonal. The η value of each detected defect is obtained by subtracting the final ΔV_{th} from the initial ΔV_{th} . To allow the evaluation of the τ_e associated to the defect, when the TM is constructed, also the times at which (i_i, i_{i+1}) transitions occur are saved. When a slow discharge is encountered, the τ_e is assigned to the computed η value so it the defect is characterized by the tuple $\{\tau_e,\eta\}$.




Fig. 9. (a) TM corresponding to trace 1. The green dashed box define case (i), (ii) and (iii) transitions of the joint RTN in Fig. 4(b) while the red solid box define the transitions of the fast defect switching shown in the inset in Fig. 4(a). Blue circles indicate the location of slow defect emissions and the main diagonal is highlighted with a grey dashed line. (b) Illustrative example of the two ΔV th level transitions in the RTN signal in the inset in Fig. 4(a).




Fig. 10. Filtered recovery traces without noise and RTN ready for defect parameter extraction.

III. METHOD VALIDATION

In order to evaluate the validity of the described parameter extraction method, BTI or HCI recovery data can be used. Here, four individual BTI tests, each one involving 248 CMOS transistors with 8 different channel sizes (i.e., W and L), have been considered for defect parameter extraction. Fig. 11 shows a schematic representation of the measurement setup [12] used for the characterization of the ENDURANCE chip devices with the following list of items:

- A full-custom printed circuit board (PCB), where the ENDURANCE IC chip is inserted for DUT measurements.
- The Keysight Semiconductor Parameter Analyzer (SPA) model B1500A.
- Agilent E3631A power supply for PCB and IC biasing.
- T-2650BV Thermonics precision temperature system.
- A USB Digital Acquisition System (DAQ), model USB-6501 from National Instruments.
- A personal computer (PC) equipped with Microsoft Windows® operating system and Matlab® software, both using 64-bits architecture.

The Agilent E3631A power supply, the Keysight B1500A SPA and the Thermonics temperature system T-2650BV instruments are connected using an IEEE 488 General Purpose Interface Bus (GPIB), in order to send and receive data during




Fig. 11. Schematic representation of the instrumentation and their interconnections integrated into the measurement setup.

tests executions. For the communication with the USB-6501 DAQ, a USB 3.0 connection is used.

During the BTI experiments, each device has been tested using a 6-cycle SM scheme, in which the duration of the stress phases is increased logarithmically (i.e., 1s, 10s, 100s, 1000s 10,000s and 100,000s), while the measurement (i.e., recovery) phase time always lasts 100s. During the stress period, a gatesource voltage V_{GS} has been applied maintaining the drainsource voltage V_{DS} at 0V (four different V_{GS} voltages have been considered), while for measurements $V_{GS} \approx V_{th}$ and $V_{DS} =$ 100mV. The total test time required for a 6-cycle SM test on a single device takes $111,111s + (6.100s) = 111,711s \approx 31$ hours. Thus, for the four BTI tests involving 992 devices, the total test time, with conventional serial testing procedures, would be \approx 3.5 years, a considerably large, and prohibitive, test time. In this work, and thanks to the array-based IC chip ad-hoc design, in order to significantly reduce the total testing time, the stress phases of each BTI test have been parallelized, without overlapping the measurement phases of any device. In this case, the testing time is reduced to only sixty-four hours per BTI test, resulting in a 4-BTI test that only lasts ten days, a significant test time reduction when compared to conventional serial testing.

From the automated analysis of the data, a total of 10,582 slow emissions have been identified. Fig. 12 shows the histogram plots of the extracted τ_e from the defects found during the recovery traces showing that charges are emitted during the very first moments of the recovery phase. Fig. 12 also indicates increasing V_{GS} voltage during the stress results in an increasing number of slow emissions. Fig. 13 shows the statistical results obtained from the analysis of all $\{\tau_e,\,\eta\}$ tuples extracted by using the method detailed in this work. Fig. 13 (a) shows the dependence of the $<\eta>$ value on the transistor area. The results demonstrate that $<\eta>$ decreases with the transistor area. If the RTN related transients were not removed from the




Fig. 12. τ_e histogram plots found during recovery analysis for the 80nm/60nm transistor geometry after 10,000s of pure BTI stress at four different V_{GS} stress voltages.

recovery traces before the slow emissions identification, a large number of 'false' events (with equal ΔV_{th} value as the RTN amplitude) would have been taken into account during the $<\!\eta>$ calculation. Therefore, the resulting $<\!\eta>$ value, for all tested geometries, would have been close to the ΔV_{th} of the fastest RTN, masking the actual $<\!\eta>$ of the BTI-related defects. Fig. 13 (b) also shows that η is exponentially distributed. The results are in agreement with those in the literature [1], which supports the validity of the methodology.




Fig. 13. (a) Distribution of the $<\eta>$ values of the slow emissions as a function of the transistor area. (b) Exponential distribution of the η values, with exponential fitting extracted from the four 6-cycle BTI tests for each tested geometry.

CONCLUSION

In this paper, a smart methodology for the massive extraction of CMOS aging parameters has been presented. In order to reduce the testing time required for the massive analysis of the aging of nanometer MOSFETS (from years to days), our fabricated array-based IC chip in combination with a stress parallelization technique have been used. Our method analyzes the BTI/HCI aging recovery traces and looks for ΔV_{th} voltage drops related to slow emissions after the application of accelerated stress patterns. The method identifies and removes the fast transient capture/emissions (RTN) and the background noise in the recovery traces to avoid artifacts during the CMOS defect parameters extraction. In the application example, the described method has allowed to extract the $\{\tau_e,\,\eta\}$ tuples of more than 10,000 defects emissions that can be used as input parameters to stochastic aging compact models.

ACKNOWLEDGEMENTS

This work has been supported in part by the TEC2013-45638-C3-R and TEC2016-75151-C3-R Projects (funded by the Spanish Ministerio de Economia, Industria y Competitividad and ERDF). Javier Diaz Fortuny research activity has been supported by the FPI grant BES-2014-067855.

REFERENCES

- [1] Kaczer B, Grasser T, Roussel PJ, Franco J, Degraeve R, Ragnarsson LA, et al. Origin of NBTI variability in deeply scaled pFETs. IEEE Int Reliab Phys Symp Proc 2010:26–32. doi:10.1109/IRPS.2010.5488856.
- [2] Gao R, Manut AB, Ji Z, Ma J, Duan M, Zhang JF, et al. Reliable Time Exponents for Long Term Prediction of Negative Bias Temperature Instability by Extrapolation. IEEE Trans Electron Devices 2017;64:1467–73. doi:10.1109/TED.2017.2669644.
- [3] Martín-Martínez J, Gerardin S, Amat E, Rodríguez R, Nafría M, Aymerich X, et al. Channel-hot-carrier degradation and bias temperature instabilities in CMOS inverters. IEEE Trans Electron Devices 2009;56:2155–9. doi:10.1109/TED.2009.2026206.
- [4] Duan M, Zhang JF, Ji Z, Zhang WD, Kaczer B, Asenov A. Key Issues and Solutions for Characterizing Hot Carrier Aging of Nanometer Scale nMOSFETs. IEEE Trans Electron Devices 2017;64:2478–84. doi:10.1109/TED.2017.2691008.
- [5] Martin-Martinez J, Diaz J, Rodriguez R, Nafria M, Aymerich X. New Weighted Time Lag Method for the Analysis of Random Telegraph Signals. IEEE Electron Device Lett 2014;35:479–81. doi:10.1109/LED.2014.2304673.
- [6] Maestro M, Diaz J, Crespo-Yepes A, Gonzalez MB, Martin-Martinez J, Rodriguez R, et al. A new high resolution Random Telegraph Noise (RTN) characterization method for resistive RAM. EUROSOI-ULIS 2015 2015 Jt. Int. EUROSOI Work. Int. Conf. Ultim. Integr. Silicon, vol. 115, IEEE; 2015, p. 133–6. doi:10.1109/ULIS.2015.7063791.
- [7] Mahapatra S, Parihar N. A review of NBTI mechanisms and models. Microelectronics Reliability 2018;81:127–35.
- doi:10.1016/j.microrel.2017.12.027.
- [8] Toro-Frias A, Martin-Lloret P, Martin-Martinez J, Castro-Lopez R, Roca E, Rodriguez R, et al. Reliability simulation for analog ICs: Goals, solutions, and challenges. Integr VLSI J 2016;55:341–8. doi:10.1016/j.vlsi.2016.05.002.

- [9] Kaczer B, Grasser T, Roussel J, Martin-Martinez J, O'Connor R, O'Sullivan BJ, et al. Ubiquitous relaxation in BTI stressing-new evaluation and insights. Proc. Int. Reliab. Phys. Symp., IEEE; 2008, p. 20–7. doi:10.1109/RELPHY.2008.4558858.
- [10] Maricau E, Gielen G. Analog IC Reliability in Nanometer CMOS. New York, NY: Springer New York; 2013. doi:10.1007/978-1-4614-6163-0.
- [11] Diaz-Fortuny J, Martin-Martinez J, Rodriguez R, Nafria M, Castro-Lopez R, Roca E, et al. A transistor array chip for the statistical characterization of process variability, RTN and BTI/CHC aging. Proc. 14th Int. Conf. Synth. Model. Anal. Simul. Methods Appl. to Circuit Des., 2017. doi:10.1109/SMACD.2017.7981600.
- [12] Diaz-Fortuny J, Martin-Martinez J, Rodriguez R, Nafria M, Castro-Lopez R, Roca E, et al. TARS: A toolbox for statistical reliability modeling of CMOS devices. Proc. 14th Int. Conf. Synth. Model. Anal. Simul. Methods Appl. to Circuit Des., 2017. doi:10.1109/SMACD.2017.7981601.
- [13] Grasser T, Reisinger H, Wagner P-J, Schanovsky F, Goes W, Kaczer B. The time dependent defect spectroscopy (TDDS) for the characterization of the bias temperature instability. Proc. IEEE Int. Reliab. Phys. Symp (IRPS)., 2010, p. 16–25. doi:10.1109/IRPS.2010.5488859.
- [14] Kaczer B, Grasser T, Roussel PJ, Martin-Martinez J, O'Connor R, O'Sullivan BJ, et al. Ubiquitous relaxation in BTI stressing-new evaluation and insights. Proc Int Reliab Phys Symp 2008:20–7. doi:10.1109/RELPHY.2008.4558858.
- [15] Maestro M, Diaz J, Crespo-Yepes A, Gonzalez MB, Martin-Martinez J, Rodriguez R, et al. New high resolution Random Telegraph Noise (RTN) characterization method for resistive RAM. Solid State Electron 2016;115:140–5. doi:10.1016/j.sse.2015.08.010.
- [16] Nagumo T, Takeuchi K, Yokogawa S, Imai K, Hayashi Y. New analysis methods for comprehensive understanding of Random Telegraph Noise. 2009 IEEE Int Electron Devices Meet 2009:1–4. doi:10.1109/IEDM.2009.5424230.