



Straightforward bias- and frequency-dependent small-signal model extraction for single-layer graphene FETs

Nikolaos Mavredakis^{a,*}, Anibal Pacheco-Sanchez^a, Wei Wei^b, Emiliano Pallecchi^b, Henri Happy^b, David Jiménez^a

^a Departament D'Enginyeria Electrònica, Escola D'Enginyeria, Universitat Autònoma de Barcelona, Bellaterra, 08193, Spain

^b Univ. Lille, CNRS, UMR 8520 - IEMN, F-59000 Lille, France

ARTICLE INFO

Keywords:

RF circuit Design
Small-signal compact model
Graphene transistor (GFET)
Bias- and frequency-dependence

ABSTRACT

We propose an explicit small-signal graphene field-effect transistor (GFET) parameter extraction procedure based on a charge-based quasi-static model. The dependence of the small-signal parameters on both gate voltage and frequency is precisely validated by high-frequency (up to 18 GHz) on-wafer measurements from a 300 nm device. These parameters are studied simultaneously, in contrast to other works which focus exclusively on few. Efficient procedures have been applied to GFETs for the first time to remove contact and gate resistances from the Y-parameters. The use of these methods yields straightforward equations for extracting the small-signal model parameters, which is extremely useful for radio-frequency circuit design. Furthermore, we show for the first time experimental validation vs. both gate voltage and frequency of the intrinsic GFET non-reciprocal capacitance model. Accurate models are also presented for the gate voltage-dependence of the measured unity-gain and maximum oscillation frequencies as well as of the current and power gains.

1. Introduction

Research on graphene devices (GFETs) is on the rise and prevails the state of the art of RF applications with emerging two-dimensional technologies [1]. Exceptional extrinsic maximum oscillation frequencies (f_{\max}) above 100 GHz have been reported [2] whereas, for short-channel GFETs with gate lengths in the range of 100–500 nm, f_{\max} and extrinsic unity-gain cut-off frequency (f_{EXT}) are commensurate when compared with Si MOSFETs [3 (Fig. 3d-e)-4] of similar dimensions [5,6]. Such prominent performance despite the still premature phase of the GFET technology, has driven circuit designers to demonstrate fundamental analog and RF circuits such as mixers [7,8], low noise [9] and power amplifiers [10], frequency multipliers [11], receivers [12] and balun architectures [13]. These RF circuits have been enabled mainly by table-based/empirical models which are of practical use but lack of a correct description of internal device phenomena and hence, the reproducibility and feasibility of such applications might be questionable.

Thus, reliable physics-based transport-RF/small-signal GFET

compact models are prerequisite for an adequate design of the aforementioned circuits. An abundant amount of such GFET models has been demonstrated so far [14–24]. Usually, Meyer-like [25] equivalent circuits have been used [14–18,22,23] which might offer straightforward and fast computations but do not ensure charge conservation in the intrinsic device. A charge-based model, firstly introduced in Ref. [19] and afterwards used elsewhere [20,21,24], takes into consideration the non-reciprocal characteristics of intrinsic capacitances hence, it guarantees charge conservation. All the preceding works however, lack of concurrently validating with measured data, both the bias- and frequency-dependence of most of the small-signal parameters such as intrinsic capacitances C_{GS} , C_{GD} , C_{GG} , C_{DG} , C_{SD} (G, S, D are the gate, source and drain of the device, respectively), intrinsic and extrinsic f_{INT} , f_{EXT} and f_{\max} , small-signal current and unilateral power gains, $|h_{21}|$ and U as summarized in Table 1. A non-quasi-static (NQS) model is proposed in Ref. [24] but is not validated with experiments; such NQS effects are out of the scope of the present study. Notice that, even though a charge-based scheme is claimed in Ref. [20] and hence, non-reciprocal capacitances are considered, C_{DG} which differ from C_{GD} under such

* Corresponding author.

E-mail address: Nikolaos.mavredakis@uab.cat (N. Mavredakis).

Table 1

Small-signal model parameters and their validation in the literature. (NDS-Numerical Device Simulations).

Validations	Parameters	References
w/NDS vs. V_{GS}	All intrinsic capacitances	[19]
w/meas. vs. V_{GS}	C_{GS} , C_{GD} , f_t	[20]
w/meas. vs. freq	$ h_{21} $, U	[20]
w/NDS vs. V_{GS}	All intrinsic capacitances, f_t , f_{max}	[21]
w/meas. vs. freq at 3 V_{DS} values	$ h_{21} $, U	[21]

conditions, (in contrast to Meyer-like approaches) is not presented.¹

Hence, the main goal of the current work is to provide an extensive picture of both bias- and frequency-dependent GFET modeling of all the crucial small-signal parameters in comparison with measured data. Our methodology is based on an accurate charge-based model [19,21] in contrast to most previous works. Our efforts are focused on the quasi-static (QS) regime below f_{tEXT} , which is a valid consideration for applications such as RF amplifiers. The implementation of effective procedures for contact [23,26,27] and gate resistances' [5,6,28] R_C , R_G elimination, permits the extraction of straightforward expressions for all measured.

Intrinsic parameters which can be a helpful tool for circuit designers in terms of fast first-order model estimation [18]; this is not the case for more intricate equations derived from complicated R_C , R_G removal methods [21] (equations 6-17)].

2. DUT and measurement setup

The proposed modeling method has been validated with on-wafer DC-RF measurements from a single-layer short-channel aluminum back-gated CVD GFET with a ~ 4 nm thick Al_2O_3 used as a dielectric layer between graphene and gate as shown elsewhere [29,30]. The total width is $W = 12 \times 2 \mu m = 24 \mu m$ (where 2 is the number of gate fingers) and the length $L = 300$ nm. Au source-drain contacts are used which can ensure very low R_C , W in range of $125 \Omega \mu m$ resulting in higher transconductance g_m and f_t , f_{max} [3]. DC measurements have been conducted with an Agilent E5260B parameter analyzer where V_{DS} is set to 0.5 V while V_{GS} is swept from 0 to 0.7 V in the p-type region of the GFET operation. S-parameters have been also measured at the aforementioned bias points with an Agilent E8361A Vector Network Analyzer from 2 GHz up to 18 GHz; an "OPEN" dummy structure, fabricated on the same chip, has been used for de-embedding.

3. Parameter extraction

A schematic cross section of the GFET under test is presented in Fig. 1a while the charge-based small-signal equivalent circuit used in this study is shown in Fig. 1b (cf. [31]). Apart from the intrinsic device, source and drain contact resistances $R_S = R_D = R_C/2$ (regarded equal as in Refs. [14–16,19,21] which does not affect the calculation of intrinsic parameters since: $V_{DSin} = V_{DS} - I_D(R_S + R_D)$) and R_G are also considered as well as extrinsic parasitic capacitances C_{GSP} , C_{GDP} , C_{SDP} . The latter are eliminated through an OPEN de-embedding procedure. Thus, device de-embedded Y-parameters are given by: $Y_{DEV} = Y_{MEAS} - Y_{OPEN}$ where Y_{MEAS} are the raw measurements and Y_{OPEN} the OPEN structure measured Y-parameters, respectively. To correctly extract the small-signal model, the transport model parameters should be precisely estimated. Those are extracted from the measured $\Re(Y_{21DEV})$ and $\Re(Y_{22DEV})$ which are the extrinsic (after de-embedding but before R_G and R_C removal) transconductance g_m and output conductance g_{ds} of the

¹ Besides, no de-embedding structures are used in Ref. [20] and the parasitic elements are extracted through electromagnetic simulations. It is also mentioned in the text that the maximum f_t where they fit their model [20 (Fig. 5f)] is achieved without de-embedding.




Fig. 1. (a) Schematic of the GFET under test (b) charge based small-signal equivalent circuit. g_{mi} , g_{dsi} are the intrinsic transconductance and output conductance, respectively. $C_m = C_{DG} - C_{GD}$ where C_{GS} , C_{GD} , C_{SD} , C_{DG} are the intrinsic capacitances. Parasitic capacitances C_{GSP} , C_{GDP} , C_{SDP} , gate access resistance R_G , source and drain contact resistances R_S , R_D , respectively, are also depicted. Intrinsic model parameters are within the dashed box.

device, respectively. The extracted parameters are presented in Table 2 where μ is the carrier mobility, C_{back} the back-gate.

capacitance, V_{BSO} the flat-band voltage, R_C - R_G the contact and access gate resistances, Δ the inhomogeneity of the electrostatic potential, which is related to the residual charge density, and u_{sat} the saturation velocity. Note that analogous μ values have been reported for similar GFETs in Refs. [20,27]. A detailed methodology for the transport model parameters' extraction has been proposed in Ref. [32] while the very low R_C value can be confirmed in Refs. [22,30]. Notice that the rest of the parameters have been appropriately tuned to better fit the $\Re(Y_{21DEV})$ and $\Re(Y_{22DEV})$ experiments. While in Ref. [20] a precise physics-based transport model is presented which accounts separately for hole and electron contributions, this is not essential in the present study since experiments only from p-type regime below Dirac voltage V_{Dirac} are under discussion. Fig. 2 depicts the real (left plots) and imaginary (right plots) parts of all the Y_{DEV} vs. V_{GS} at four frequencies ($f = 2, 5, 10, 18$ GHz) for $V_{DS} = 0.5$ V and the model captures decently the de-embedded measured data for all the bias and frequency conditions, including g_m and g_{ds} . An $R_G = 37 \Omega$ alike [22] (for a similar GFET technology) is used in the Verilog-A simulations (cf. Table 2) as it provides the best fitting for the measured $\mathcal{Y}(Y_{DEV})$. An overestimation of the experiments by the $\mathcal{Y}(Y_{22DEV})$ model is observed at $f = 10, 18$ GHz at lower V_{GS} , probably caused by substrate.

Table 2
IV extracted Parameters.

Parameter	Units	$L_g = 300$ nm
μ	$cm^2/(V \cdot s)$	400
C_{back}	$\mu F/cm^2$	1.87
V_{BSO}	V	1
R_C	Ω	4
R_G	Ω	37
Δ	meV	110
u_{sat}	m/s	5.10^6




Fig. 2. Real (left plots) and imaginary (right plots) part of de-embedded Y-parameters ($\Re[Y_{DEV}]$, $\Im[Y_{DEV}]$) vs. gate voltage V_{GS} with markers representing the measurements and lines the model for a GFET with gate width $W = 24 \mu\text{m}$ and length $L = 300 \text{ nm}$ at different operation frequencies $f = 2 \text{ GHz}$ (a, e), $f = 5 \text{ GHz}$ (b, f), $f = 10 \text{ GHz}$ (c, g) and $f = 18 \text{ GHz}$ (d, h) at a drain voltage $V_{DS} = 0.5 \text{ V}$. $\Re[Y_{21DEV}] (=g_m)$ is shown in inset of (a) vs. V_{GS} where the model is extended up to Dirac voltage $V_{Dirac} = 1.2 \text{ V}$.

coupling [33] (not considered in the model) as the thickness of the substrate SiO_2/Si is around $300 \text{ nm}/300 \mu\text{m}$ [30]. Dynamic substrate coupling effects in GFETs are out of the scope of this work. A $|g_m|$ value of $\sim 10 \text{ mS}$ is recorded at the maximum measured $V_{GS} = 0.7 \text{ V}$ which agrees with [22] for a similar GFET. The g_m model is extended up to $V_{Dirac} = 1.2 \text{ V}$ in the inset of Fig. 2a where $|g_m|$ gets maximum at $V_{GS} = 0.9 \text{ V}$ before starting to decrease steeply until it reaches 0 at the Dirac point [21].

To calculate the intrinsic QS small-signal parameters, R_C , R_G must be removed from Y_{DEV} . For R_C , an advanced recently proposed method [23,

26,27], is applied to both the model and the experimental data and thus, $Y_{INT(RG)}$ yield [5,28]:

$$Y_{INT(RG)} = \begin{bmatrix} \omega^2 R_G C_{GG}^2 & \omega^2 R_G C_{GG} C_{GD} \\ g_{mi} - \omega^2 R_G C_{GG} C_{DG} & g_{dsi} + \omega^2 R_G C_{GG} C_{GD} \end{bmatrix} + j \begin{bmatrix} \omega C_{GG} & -\omega C_{GD} \\ -\omega(C_{GD} + C_m + g_{mi} R_G C_{GG}) & -\omega(C_{GD} + C_{SD} - g_{dsi} R_G C_{GG}) \end{bmatrix} \quad (1a)$$

where $C_m = C_{DG} - C_{GD}$ is the gate transcapacitance accounting for the non-reciprocity of capacitances [5,21], as mentioned earlier; R_G contribution is still in the $Y_{INT(RG)}$. Intrinsic Y-parameters Y_{INT} without R_G effect are given by Refs. [21,31]:

$$Y_{INT} = \begin{bmatrix} j\omega C_{GG} & -j\omega C_{GD} \\ g_{mi} - j\omega C_{DG} & g_{dsi} + j\omega(C_{GD} + C_{SD}) \end{bmatrix} \quad (1b)$$

From equations (1a), (1b), C_{GG} , C_{GD} , C_{GS} can be extracted as:

$$C_{GG} = \frac{\Im(Y_{11INT(RG)})}{\omega} = \frac{\Im(Y_{11INT})}{\omega}, C_{GD} = -\frac{\Im(Y_{12INT(RG)})}{\omega} = \frac{\Im(Y_{12INT})}{\omega}, C_{GS} = C_{GG} - C_{GD} \quad (2)$$

where ω is the angular frequency. Intrinsic transconductance $g_{mi} = \Re(Y_{21INT})$ and C_{DG} can be derived from:

$$\Re(Y_{21INT(RG)}) = g_{mi} - \omega^2 R_G C_{GG} C_{DG} \quad (3a)$$

$$\Im(Y_{21INT(RG)}) = -\omega(C_{DG} + g_{mi} R_G C_{GG}) \quad (3b)$$

as all the other terms in equations (3a) and (3b) are known. Similarly, intrinsic output conductance $g_{dsi} = \Re(Y_{22INT})$ and C_{SD} are estimated from:

$$\Re(Y_{22INT(RG)}) = g_{dsi} + \omega^2 R_G C_{GG} C_{GD} \quad (4a)$$

$$\Im(Y_{22INT(RG)}) = \omega(C_{GD} + C_{SD} - g_{dsi} R_G C_{GG}) \quad (4b)$$

Thus, $|h_{21}|$ and U can be easily calculated as [21]:

$$|h_{21}(\omega)| = \left| \frac{Y_{21}}{Y_{11}} \right| \rightarrow |h_{21}(2\pi f_t)| = 1 \quad (5)$$

$$U(\omega) = -\frac{|Y_{12} - Y_{21}|^2}{4(\Re(Y_{11})\Re(Y_{22}) - \Re(Y_{12})\Re(Y_{21}))} \rightarrow U(2\pi f_{\max}) = 1 \quad (6)$$

and f_t , f_{\max} can also be derived as the frequencies where $|h_{21}|$ and U equal to unity (0 dB), respectively [4,5,21], (cf. equations (5) and (6)). The explicit parameter extraction procedure described in the present Section is illustrated in the diagram of Fig. 3. The frequency-dependence of $|\Re(Y_{DEV(INT)})|$ and $|\Im(Y_{DEV(INT)})|$ is depicted in the main panels (insets) of Fig. 4a and b, respectively, at $V_{GS} = 0 \text{ V}$; $\Re(Y_{INT})$ and $\Im(Y_{INT})$ are extracted from equations (1)–(4). g_m , g_{ds} measurements are practically constant vs. f with the models following this trend while an alike frequency-dependence is recorded for g_{mi} , g_{dsi} ; $\Re(Y_{12INT}) = \Re(Y_{11INT}) = 0$ according to equation (1b) thus, they are not included in the inset of Fig. 4a. $\Im(Y_{DEV})$ experiments demonstrate an almost proportional-to-frequency behavior and they are successfully validated by the models, apart from $\Im(Y_{22DEV})$ above 10 GHz, as mentioned earlier; an identical behavior is observed for $\Im(Y_{INT})$.

Notice that Y_{DEV} experiments directly reflect the frequency response of the device, as they are extracted after the de-embedding procedure before applying QS equations (1)–(4). Thus, the nearly proportional-to-frequency $\Im(Y_{DEV})$ (cf. Fig. 4b) as well as the approximately constant-to-frequency g_m , g_{ds} (cf. Fig. 4a) strongly indicate a QS regime of operation up to $f = 18 \text{ GHz}$ [31]. Hence, charging resistances R_{GS} , R_{GD} connected in series with C_{GS} , C_{GD} to model NQS effects in [[24,31]], are ignored in the QS equivalent circuit in Fig. 1b because of the




Fig. 3. Small-signal parameter extraction flow chart.




Fig. 4. (a) $|\Re[Y_{DEV}]|$ ($|\Re[Y_{INT}]|$ in inset), (b) $|\Im[Y_{DEV}]|$ ($|\Im[Y_{INT}]|$ in inset) vs. f at $V_{GS} = 0$ V and intrinsic capacitances C_{GG} , C_{GD} , C_{DG} , C_{SD} , respectively vs. V_{GS} at different operation frequencies $f = 2$ GHz (c), $f = 5$ GHz (d), $f = 10$ GHz (e) and $f = 18$ GHz (f) and vs. f in insets for $V_{GS} = 0$ (c), 0.6 V (d) for a GFET with $W = 24$ μm and $L = 300$ nm at $V_{DS} = 0.5$ V. Markers represent the measurements and lines the models.

aforementioned Y_{DEV} frequency-dependent relations. The latter simplifies the first-order NQS model proposed in [[31] (equations (8.4.62), (8.4.69), (8.4.70), (8.4.72))] to the QS approach of the present study (cf. equations (1)–(4)). Measured $\mathcal{L}(Y_{22DEV})$ fluctuates from the proportional to frequency dependence above 10 GHz (cf. Fig. 4b) and such behavior is associated with substrate coupling, as it has been already mentioned. There could be arguments that this trend is due to NQS effects at frequencies near f_{EXT} but in such case the rest of the experimental $\mathcal{L}(Y_{DEV})$ parameters would have also been affected and since the latter is not the case as detailed before, NQS effects are discarded.

4. Results and discussion

All the intrinsic capacitances in the equivalent circuit of Fig. 1 are fully characterized in the present analysis. Both modeled and measured capacitances are presented in Fig. 4c–f, vs. V_{GS} at four frequencies ($f = 2, 5, 10, 18$ GHz) (apart from C_{GS} which can be easily extracted from the

last term of equation (2)). They are also shown vs. frequency at $V_{GS} = 0, 0.6$ V in the two insets of Fig. 4c and d, respectively, to describe their frequency-dependence as well. A slight V_{GS} -dependence is recorded for measured C_{GG} , C_{GD} , C_{DG} for a V_{GS} below 0.7 V towards p-type region in agreement with findings in bibliography [20–22]. The intrinsic capacitance models extracted by the straightforward procedure described in equations (1)–(4), qualitatively capture this dependence. Regarding C_{DG} , which differs from C_{GD} in contrast to a Meyer-like model as non-reciprocities are considered, such a V_{GS} -dependent model experimental validation is presented for the first time in GFETs. Notice in the insets of Fig. 4c and d, the weak frequency-dependence of measured C_{GG} , C_{GD} , C_{DG} derived directly from the almost proportional-to-frequency $\mathcal{L}(Y_{11INT(DEV)})$, $\mathcal{L}(Y_{12INT(DEV)})$, $\mathcal{L}(Y_{21INT(DEV)})$, respectively, (cf. Fig. 4b) through equations (2)–(3); the accuracy of the models for both V_{GS} points is also remarkable. Recorded C_{GG} , C_{GD} values around ~ 85 – 45 fF, respectively, are consistent with those referred in Ref. [22] for a similar GFET. These values in Ref. [22] are without R_G , R_C removal




Fig. 5. Simulated C_{GG} , C_{GD} , C_{DG} , C_{SD} , respectively, vs. f for $V_{GS} = 0$ V for a GFET with $W = 24$ μm and $L = 300$ nm at $V_{DS} = 0.5$ V. Solid lines: Extracted $R_G = 37$ Ω , dashed lines: R_G value decreased by a factor of 2.

but R_C is very low for the specific GFET while C_{GG} , C_{GD} , are R_G -independent as is apparent from equation (2).

Similarly to C_{DG} , the V_{GS} - and frequency-dependence of a GFET C_{SD} capacitance model is for the first time validated with experimental data and presented here. Measured C_{SD} increases towards strong p-type regime at lower frequencies up to 5 GHz and the model follows this trend as depicted in Fig. 4c and d. For $f \geq 10$ GHz in Fig. 4e and f, the model overestimates the experiments due to substrate coupling, following $\mathcal{L}(Y_{22INT(DEV)})$ behavior (cf. Fig. 2g, h, 4b) as C_{SD} and $\mathcal{L}(Y_{22INT(DEV)})$ are strongly related through equations (1a)-(1b), (4a)-(4b). This can also be observed in the insets of Fig. 4c and d where C_{SD} is depicted vs. frequency, where measured values start to decrease abruptly after $f \geq 10$ GHz in contrast to the model which remains approximately fixed with frequency. Experimental C_{SD} fluctuates from a maximum of ~ 55 fF at $V_{GS} = 0$ V, $f = 2$ GHz to a minimum of ~ 10 fF at $V_{GS} = 0.7$ V, $f = 18$ GHz and such values are much higher than those in Ref. [21] which is the only prior work where C_{SD} experiments are reported. This is associated with an increased $R_G = 37$ Ω (cf. Table 2). The effect of R_G on C_{DG} , C_{SD} (C_{GG} , C_{GD} , C_{GS} are R_G -independent as mentioned before), is illustrated in Fig. 5 where simulated intrinsic capacitances are shown vs. frequency at $V_{GS} = 0$ V for the extracted value of R_G as well as for a decreased one (\sim half). The application of a smaller R_G value decreases the estimated C_{SD} (~ 5 fF); such negative experimental values are recorded in Ref. [21] also. Notice that C_{DG} values for the low R_G are also comparable with the measured values in Ref. [21] which, as in C_{SD} case, is the only previous study that presents C_{DG} measurements.

Critical RF figures of merit (FoMs) such as f_{INT} , f_{EXT} , f_{max} , $|h_{21}|$ and U are also examined thoroughly. They are extracted from RF measurements and modeled in terms of bias and frequency. $|h_{21}|$, U are inversely proportional to frequency [4,20,21,23] while the frequencies where they become equal to unity are defined as f_t and f_{max} , respectively [4,21] (cf. equations (5) and (6)). Notice that if $|h_{21}|$ in equation (5) is extracted from Y_{DEV} ($|h_{21DEV}|$) where R_C , R_G are still considered, f_{EXT} can be derived while if $|h_{21}|$ is calculated from Y_{INT} ($|h_{21INT}|$) after R_C , R_G elimination then f_{INT} is.

estimated. That said, $|h_{21INT}|$, f_{INT} depend directly on g_{mi} while $|h_{21DEV}|$, f_{EXT} on g_m , respectively. Extrinsic U and consequently, extrinsic f_{max} can be extracted by equation (6) if Y_{DEV} are considered. Simulated f_{INT} , f_{EXT} in Fig. 6a and f_{max} in Fig. 6b are precisely validated with measurements vs. V_{GS} at $V_{DS} = 0.5$ V; the models are extended up to $V_{Dirac} = 1.2$ V and also presented for $V_{DS} = 0.1$ V (red lines) and for $L = 100$ nm at $V_{DS} = 0.5$ V (green lines). The small R_C value for the GFET under test accounts for the trivial degradation of f_{EXT} in comparison with f_{INT} . Both measured and simulated f_t , f_{max} increase with V_{GS} similarly to $|g_m|$ (cf. Fig. 2a), whereas, models continue to increase up to $V_{GS} = 0.9$ V and then fall abruptly towards Dirac point [20,21]. f_{EXT} , f_{max} values around 19 and 12 GHz, respectively, are extracted at the




Fig. 6. Intrinsic and extrinsic cut-off frequencies f_{INT} , f_{EXT} , respectively, (a) and extrinsic maximum oscillation frequency f_{max} (b) vs. V_{GS} , small-signal current gain $|h_{21}|$ in (a) inset and unilateral power gain U in (b) inset vs. f for $V_{GS} = 0$ V for a GFET with $W = 24$ μm and $L = 300$ nm (green lines: $L = 100$ nm) at $V_{DS} = 0.5$ V (black lines) and $V_{DS} = 0.1$ V (red lines). Markers represent the measurements and lines the model; dashed lines: f_{INT} model.

maximum measured $V_{GS} = 0.7$ V which agree with a similar GFET in Ref. [22]; operation frequencies above f_{EXT} would induce NQS effects which are beyond the scope of the present study. Simulated f_{EXT} , f_{INT} and f_{max} considerably increase for the smaller L and significantly decrease for the lower V_{DS} case, respectively, confirming previous experimental findings [3–5]. The insets in Fig. 6a and b depict experimental $|h_{21DEV}|$, U , respectively, vs. frequency at $V_{GS} = 0$ V, $V_{DS} = 0.5$ V where their inversely proportional relation with frequency is well described by the models.

There are no studies presenting the bias-dependence of $|h_{21}|$, U FoMs in GFETs and this is accomplished in the present work. Both experimental and simulated $|h_{21DEV}|$ and $|h_{21INT}|$ in Fig. 7a as well as U in Fig. 7b are shown vs. V_{GS} at $V_{DS} = 0.5$ V for four operating frequencies ($f = 2, 5, 10, 18$ GHz); the models are extended up to $V_{Dirac} = 1.2$ V for the 2 GHz case and also depicted for $V_{DS} = 0.1$ V (blue lines) and for $L = 100$ nm at $V_{DS} = 0.5$ V (green lines) for the aforementioned frequency. The models account well for the measured data at any bias and frequency point while both $|h_{21}|$, U present a similar trend vs. V_{GS} as f_t , f_{max} and $|g_m|$. Maximum measured $|h_{21DEV}|$, $|h_{21INT}|$, U are placed at $V_{GS} = 0.7$ V, $f = 2$ GHz while simulations rise up to $V_{GS} = 0.9$ V before starting to




Fig. 7. $|h_{21}|$ (a) and U (b) vs. V_{GS} for a GFET with $W = 24 \mu\text{m}$ and $L = 300 \text{ nm}$ at different operation frequencies $f = 2, 5, 10, 18 \text{ GHz}$ (green lines: $L = 100 \text{ nm}$, $f = 2 \text{ GHz}$) at $V_{DS} = 0.5 \text{ V}$. Markers represent the measurements and lines the model; dashed lines: $|h_{21\text{INT}}|$ model. Models are also shown for $V_{DS} = 0.1 \text{ V}$ at $f = 2 \text{ GHz}$ with blue lines.

decrease steeply, similarly with f_t , f_{max} and $|g_m|$. Finally, modeled $|h_{21\text{DEV}}|$, $|h_{21\text{INT}}|$ and U are quite reduced at the lower V_{DS} agreeing with experiments in Ref. [20], while they are heightened at the smaller L .

In general, a decent percentage error is recorded between experiments and models from 0.3% in the best case to 10%

In the worst case for most of the parameters investigated. The latter strengthen the validity of the present study, especially after considering that more than 10 small-signal parameters are extracted simultaneously in terms of both their bias- and frequency-dependence. Regarding C_{SD} , the error remains low around 5% below $f = 5 \text{ GHz}$ but it considerably increases at 10 and 18 GHz, respectively, as it is expected due to substrate coupling contribution which is not yet included in the model. Experimental discrepancies are also recorded for U at frequencies near f_{EXT} in agreement with bibliography for both MOSFETs [28] and GFETs [20], resulting in higher errors and less accuracy of the model in this regime.

5. Conclusion

A charge-based small-signal GFET model and a parameter extraction methodology have been presented and validated with measurements

from a 300 nm RF GFET for several VGS values up to $f = 18 \text{ GHz}$. Explicit efficient methods are applied for the removal of R_c and R_g . As a result, straightforward expressions for small-signal parameters and most significant RF FoMs have been obtained. Despite the high computational power available almost everywhere nowadays, such direct and explicit derivations are critical for an initial acceptable estimation of model parameters, which is crucial from circuit design aspect. On the contrary, complex procedures for R_c and R_g elimination lead to complicated mathematics [21] which are hard to be handled.

for fast circuit-analysis. Moreover, optimization routines deployed for the extraction of a plethora of parameters for compact modeling purposes of complete transistor technologies (tens or hundreds on-wafer devices with different footprints and a broad range of bias-points) result in more accurate results if a sufficient first estimation of the parameters is provided to the algorithm. Such calculations can be accomplished with methodologies similar to the one proposed in the present study.

The successful experimental validation of the frequency-dependence of all GFET intrinsic capacitance models has not been shown elsewhere. Besides, both bias- and frequency-dependent CSD, CDG capacitance models are for the first time demonstrated and validated accurately with experiments. Note that CDG is considered equal to CGD in an inaccurate Meyer-like approach which is not the case in this work, while CSD had almost always been neglected in relevant bibliography, so far. The effect of R_g on CSD, CDG is also highlighted. Finally, the accurate VGS behavior of $|h_{21}|$, U models in comparison with experiments is also presented for the first time and reveals a strong relation with f_t , f_{max} trend vs. VGS.

Credit author statement

Nikolaos Mavredakis: Conceptualization, Methodology, Software. Nikolaos Mavredakis, Anibal Pacheco-Sanchez: Data curation, Writing – original draft. Nikolaos Mavredakis, Anibal Pacheco-Sanchez: Visualization. Wei Wei, Emiliano Pallecchi: Investigation. Henri Happy, David Jiménez: Supervision. Nikolaos Mavredakis, Anibal Pacheco-Sanchez: Writing- Reviewing and Editing.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Data availability

Data will be made available on request.

Acknowledgements

This work has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreements No GrapheneCore3 881603, from Ministerio de Ciencia, Innovación y Universidades under grant agreements RTI2018-097876-B-C21(MCIU/AEI/FEDER, UE), FJC2020-046213-I and PID2021-127840NB-I00 (MCIN/AEI/FEDER, UE) and by the European Union Regional Development Fund within the framework of the ERDF Operational Program of Catalonia 2014–2020 with the support of the Department de Recerca i Universitat, with a grant of 50% of total cost eligible. GraphCAT project reference: 001-P-001702.

References

- [1] M. Saeed, P. Palacios, M.-D. Wei, E. Baskent, C.-Y. Fan, B. Uzlu, K.-T. Wang, A. Hemmetter, Z. Wang, D. Neumaier, M.C. Lemme, R. Negra, Graphene-based microwave circuits: a review, *Adv. Mater.* (2021), <https://doi.org/10.1002/adma.202108473>.

- [2] Y. Wu, X. Zou, M. Sun, Z. Cao, X. Wang, S. Huo, J. Zhou, Y. Yang, X. Yu, Y. Kong, G. Yu, L. Liao, T. Chen, GHz maximum oscillation frequency in CVD graphene radio frequency transistors, *ACS Appl. Mater. Interfaces* 8 (39) (2016), 25645, 200, <https://pubs.acs.org/doi/abs/10.1021/acsami.6b05791>.
- [3] M. Bonmann, M. Asad, X. Yang, A. Generalov, A. Vorobiev, L. Banzerus, C. Stampfer, M. Otto, D. Neumaier, J. Stake, Graphene field-effect transistors with high extrinsic f_T and f_{max} , *IEEE Electron. Device Lett.* 40 (1) (2019) 131–134, <https://doi.org/10.1109/LED.2018.2884054>.
- [4] M. Asad, K.O. Jeppson, A. Vorobiev, M. Bonmann, J. Stake, Enhanced high-frequency performance of top-gated graphene FETs due to substrate-induced improvements in charge carrier saturation velocity, *IEEE Trans. Electron. Dev.* 68 (2) (2021) 899–902, <https://doi.org/10.1109/TED.2020.3046172>.
- [5] C. Enz, An MOS transistor model for RF IC design valid in all regions of operation, *IEEE Trans. Microw. Theor. Tech.* 50 (1) (2002) 342–359, <https://doi.org/10.1109/22.981286>.
- [6] A. Antonopoulos, M. Bucher, K. Papathanasiou, N. Mavredakis, N. Makris, R. K. Sharma, P. Sakalas, M. Schroter, CMOS small-signal and thermal noise modeling at high frequencies, *IEEE Trans. Electron. Dev.* 60 (11) (2013) 3726–3733, <https://doi.org/10.1109/TED.2013.2283511>.
- [7] A.I. Hadarig, S. ver Hoeye, M. Fernández, C. Vázquez, L. Alonso, F. Las-Heras, 330–500 GHz graphene-based single-stage high-order subharmonic mixer, *IEEE Access* 7 (2019) 113151–113160, <https://doi.org/10.1109/ACCESS.2019.2935310>.
- [8] A. Hamed, M. Saeed, R. Negra, Graphene-based frequency-conversion mixers for high-frequency applications, *IEEE Trans. Microw. Theor. Tech.* 68 (6) (2020) 2090–2096, <https://doi.org/10.1109/TMTT.2020.2978821>.
- [9] C. Yu, Z. He, X. Song, X. Gao, Q. Liu, Y. Zhang, G. Yu, T. Han, C. Liu, Z. Feng, S. Cai, Field effect transistors and low noise amplifier MMICs of monolayer graphene, *IEEE Electron. Device Lett.* 42 (2) (2021) 268–271, <https://doi.org/10.1109/LED.2020.3045710>.
- [10] A. Hamed, M. Asad, M.-D. Wei, A. Vorobiev, J. Stake, R. Negra, Integrated 10-GHz graphene FET amplifier, *IEEE Journal of Microwaves* 1 (3) (2021) 821–826, <https://doi.org/10.1109/JMW.2021.3089356>.
- [11] H.M.D. Kabir, S.M. Salahuddin, A frequency multiplier using three ambipolar graphene transistors, *Microelectron. J.* 70 (2017) 12–15, <https://doi.org/10.1016/j.mejo.2017.10.002>.
- [12] A. Hamed, O. Habibpour, M. Saeed, H. Zirath, R. Negra, W-band graphene-based six-port receiver, *IEEE Microw. Wireless Compon. Lett.* 28 (4) (2018) 347–349, <https://doi.org/10.1109/LMWC.2018.2808416>.
- [13] D. Fadil, V. Passi, W. Wei, S. ben Salk, D. Zhou, W. Strupinski, M.C. Lemme, T. Zimmer, E. Pallecchi, H. Happy, S. Fregonese, A broadband active microwave monolithically integrated circuit balun in graphene technology, *Appl. Sci.* 10 (6) (2020) 2183, <https://doi.org/10.3390/app10062183>.
- [14] S.A. Thiele, J.A. Schaefer, F. Schwier, Modeling of graphene metal-oxide-semiconductor field-effect transistors with gapless large-area graphene channels, *J. Appl. Phys.* 107 (2010), 094505, <https://doi.org/10.1063/1.3357398>.
- [15] J.G. Champlain, A physics-based, small-signal model for graphene field effect transistors, *Solid State Electron.* 67 (1) (2012) 53–62, <https://doi.org/10.1016/j.sse.2011.07.015>.
- [16] O. Habibpour, J. Vukusic, J. Stake, A large-signal graphene FET model, *IEEE Trans. Electron. Dev.* 59 (4) (2012) 968–975, <https://doi.org/10.1109/TED.2012.2182675>.
- [17] S. Fregonese, M. Magallo, C. Maneux, H. Happy, T. Zimmer, Scalable electrical compact modeling for graphene FET transistors, *IEEE Trans. Nanotechnol.* 12 (4) (2013) 539–546, <https://doi.org/10.1109/TNANO.2013.2257832>.
- [18] S. Rodriguez, S. Vaziri, A. Smith, S. Fregonese, M. Ostling, M.C. Lemme, A. Rusu, A comprehensive graphene FET model for circuit design, *IEEE Trans. Electron. Dev.* 61 (4) (2014) 1199–1206, <https://doi.org/10.1109/TED.2014.2302372>.
- [19] F. Pasadas, D. Jiménez, Large-signal model of graphene field-effect transistors - Part I: compact modeling of GFET intrinsic capacitances, *IEEE Trans. Electron. Dev.* 63 (7) (2016) 2936–2941, <https://doi.org/10.1109/TED.2016.2570426>.
- [20] J.D. Aguirre-Morales, S. Fregonese, C. Mukherjee, W. Wei, H. Happy, C. Maneux, T. Zimmer, A large-signal monolayer graphene field-effect transistor compact model for RF-circuit applications, *IEEE Trans. Electron. Dev.* 64 (10) (2017) 4302–4309, <https://doi.org/10.1109/TED.2017.2736444>.
- [21] F. Pasadas, W. Wei, E. Pallecchi, H. Happy, D. Jiménez, Small-signal model for 2D-material based FETs targeting radio-frequency applications: the importance of considering nonreciprocal capacitances, *IEEE Trans. Electron. Dev.* 64 (11) (2017) 4715–4723, <https://doi.org/10.1109/TED.2017.2749503>.
- [22] M. Deng, D. Fadil, W. Wei, E. Pallecchi, H. Happy, G. Dambrine, M. de Matos, T. Zimmer, S. Fregonese, High-frequency noise characterization and modeling of graphene field-effect transistors, *IEEE Trans. Microw. Theor. Tech.* 68 (6) (2020) 2116–2123, <https://doi.org/10.1109/TMTT.2020.2982396>.
- [23] A. Pacheco-Sanchez, J.N. Ramos-Silva, E. Ramirez-Garcia, D. Jimenez, A small-signal GFET equivalent circuit considering an explicit contribution of contact resistances, *IEEE Microw. Wireless Compon. Lett.* 31 (1) (2021) 29–32, <https://doi.org/10.1109/LMWC.2020.3036845>.
- [24] F. Pasadas, D. Jiménez, Non-quasi-static effects in graphene field-effect transistors under high-frequency operation, *IEEE Trans. Electron. Dev.* 67 (5) (2017) 2188–2196, <https://doi.org/10.1109/TED.2020.2982840>.
- [25] J.E. Meyer, Mos models and circuit simulation, *RCA Rev.* 32 (1971).
- [26] J.N. Ramos-Silva, A. Pacheco-Sánchez, M.A. Enciso-Aguilar, D. Jiménez, E. Ramírez-García, Small-signal parameters extraction and noise analysis of CNTFETs, *Semicond. Sci. Technol.* 35 (4) (2020), 045024, <https://doi.org/10.1088/1361-6641/ab760b>.
- [27] N. Mavredakis, A. Pacheco-Sanchez, P. Sakalas, W. Wei, E. Pallecchi, H. Happy, D. Jimenez, Bias-dependent intrinsic RF thermal noise modeling and characterization of single-layer graphene FETs, *IEEE Trans. Microw. Theor. Tech.* 69 (11) (2021) 4639–4646, <https://doi.org/10.1109/TMTT.2021.3105672>.
- [28] M.A. Chalkiadaki, C.C. Enz, RF small-signal and noise modeling including parameter extraction of nanoscale MOSFET from weak to strong inversion, *IEEE Trans. Microw. Theor. Tech.* 63 (7) (2015) 2173–2184, <https://doi.org/10.1109/TMTT.2015.2429636>.
- [29] W. Wei, X. Zhou, G. Deokar, H. Kim, M.M. Belhaj, E. Galopin, E. Pallecchi, D. Vignaud, H. Happy, Graphene FETs with aluminum bottom-gate electrodes and its natural oxide as dielectrics, *IEEE Trans. Electron. Dev.* 62 (9) (2015) 2769–2773, <https://doi.org/10.1109/TED.2015.2459657>.
- [30] W. Wei, D. Fadil, E. Pallecchi, G. Dambrine, H. Happy, M. Deng, S. Fregonese, T. Zimmer, High frequency and noise performance of GFETs, in: *Proc IEEE International Conference on Noise and Fluctuations (ICNF)*, Jun. 2017, <https://doi.org/10.1109/ICNF.2017.7985969>. Vilnius, Lithuania.
- [31] Y. Tsididis, C. McAndrew, *Operation and Modeling of the MOS Transistor*, third ed., Oxford University Press, New York, 2011.
- [32] N. Mavredakis, W. Wei, E. Pallecchi, D. Vignaud, H. Happy, R.G. Cortadella, N. Schaefer, A.B. Calia, J.A. Garrido, D. Jimenez, Low-frequency noise parameter extraction method for single-layer graphene FETs, *IEEE Trans. Electron. Dev.* 67 (5) (2020) 2093–2099, <https://doi.org/10.1109/TED.2020.2978215>.
- [33] Y. Cao, W. Zhang, J. Fu, Q. Wang, L. Liu, A. Guo, A novel parameter extraction technique of microwave small-signal model for nanometer MOSFETs, *IEEE Microw. Wireless Compon. Lett.* 29 (11) (2019) 710–713, <https://doi.org/10.1109/LMWC.2019.2942193>.