

Letters

Analysis of the Voltage Ramp Rate Effects on the Programming Characteristics of Bipolar-Type Memristive Devices

E. Miranda [✉], *Senior Member, IEEE*, E. Piros [✉], F. L. Aguirre, *Senior Member, IEEE*, T. Kim, P. Schreyer [✉], J. Gehringer [✉], T. Schwarz, T. Oster, K. Hofmann [✉], *Senior Member, IEEE*, J. Suñé [✉], *Fellow, IEEE*, C. Hochberger [✉], *Senior Member, IEEE*, and L. Alff [✉], *Member, IEEE*

Abstract—We investigate in this letter the role the voltage ramp rate plays in the conduction and programming characteristics of bipolar-type memristive devices. It is shown that speeding up the writing or erasing process of a memristor is beneficial in terms of energy consumption but has a side cost associated with power dissipation. This happens because of the dynamical aspects of the set and reset transitions which are ultimately dictated by the physics of metal ions and oxygen vacancies migration. It is shown that by adding a constant base voltage to the voltage sweep, shorter programming times can be achieved but no significant impact on the power dissipation-energy consumption relationship is observed. Modeling and simulations are carried out with the aid of the Dynamic Memdiode Model and its implementation in LTspice using the Method of Elementary Solvers. Since the device model parameters and simulation conditions can vary in a wide range, the complete schematics are provided so that the interested readers can test different casuistries by themselves.

Index Terms—Memristor, resistive switching, energy consumption, power dissipation, SPICE, LTspice.

I. INTRODUCTION

THE effect of the voltage ramp rate (RR) on the conduction characteristics of bipolar-type memristive devices has been

Received 25 February 2025; accepted 25 March 2025. Date of publication 2 April 2025; date of current version 14 April 2025. This work was supported in part by Merck KGaA, Darmstadt, Germany, (Sustainability Hub), the Ministerio de Ciencia e Innovación, Spain under Project No. PID2022-139586NB-C41, and in part by the TUD Research Fellowship Programme. The review of this article was arranged by Associate Editor Dr. Xuhui Sun. (*Corresponding author: E. Miranda.*)

E. Miranda and J. Suñé are with the Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, 08193 Cerdanyola del Vallès, Spain (e-mail: enrique.miranda@uab.cat).

E. Piros, T. Kim, P. Schreyer, and L. Alff are with the Institute of Materials Science, Technische Universität Darmstadt, 64287 Darmstadt, Germany.

F. L. Aguirre is with the Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, 08193 Cerdanyola del Vallès, Spain, and also with the Intrinsic Semiconductors Technologies Ltd., EC2V 6DN London, U.K.

J. Gehringer, T. Schwarz, T. Oster, K. Hofmann, and C. Hochberger are with the Department of Electrical and Information Engineering, Technische Universität Darmstadt, 64283 Darmstadt, Germany.

Digital Object Identifier 10.1109/TNANO.2025.3556856

the subject of numerous investigations [1], [2], [3], [4], [5], [6], [7], [8], [9], [10]. It has been clearly established that not only the maximum voltage but also how this voltage is applied determine the so-called set (V_{SET}) and reset (V_{RES}) voltages, i.e., the voltages at which the device switches on and off, respectively. However, to the best of our knowledge, the connection between RR , power dissipation, and energy requirements for setting a device to a specific conductance level as required for instance in analog neuromorphic computing (synaptic weight) has not been clarified so far. The main difficulty arises because the memristor behavior involves a system of two coupled nonlinear equations, one for the current magnitude and one for the memory state of the device [11], which imperatively requires the use of a circuit solver. Simulation and analytic results allow us to unveil that the key issue behind the memristor programming and erasing features is the interplay between the internal transition dynamics, expressed in terms of the characteristic switching times $\tau_{S,R}$, and the external stimulus determined by RR . Notice that a ramped signal is in practice nothing but a sequence of pulses with increasing height. With the aid of the Dynamic Memdiode Model (DMM) [12], [13], [14] and its novel implementation in the LTspice circuit simulator using the Method of Elementary Solvers (MES) [15] we are able to clarify some crucial points about this challenging problem. For the sake of completeness, the circuit schematics for assessing the energy and power requirements are provided.

II. MODEL EQUATIONS AND ELEMENTARY SOLVER METHOD

According to the DMM, the current-voltage (I - V) characteristic of a bipolar-type memristive device is governed by the following system of coupled equations [13]:

$$I(V_A) = [(I_{on} - I_{off})g + I_{off}] \sinh(\alpha V_C) \quad (1)$$

$$\frac{dg}{dt} = \frac{1-g}{\tau_S(V_B)} - \frac{g}{\tau_R(V_B)} \quad (2)$$




Fig. 1. (a) DMM model schematics: one mesh for the I - V characteristic (includes the snapback resistance R_S and internal resistance R_i) and one mesh for the memory state of the device (elementary solver). Three post-processing directives are used to calculate the energy as well as V_{SET} and V_{RES} . (b) Positive and negative linear voltage sweeps (log-axis) varying RR in decades. (c) I - V loops illustrating the shift of V_{SET} and V_{RES} with RR (d) and the energy required to perform the loop as a function of RR (e).

where α is a constant, and I_{on} and I_{off} are the maximum and minimum currents, respectively. The difference between the voltages V_A , V_B and V_C has to do with the series resistances R_S and R_i (see the node labels in Fig. 1(a)). From (1), and considering $V_C \ll 1$, $0 \leq g \leq 1$ is the low-voltage normalized conductance of the device (memory state@reading voltage):

$$\frac{G - G_{\min}}{G_{\max} - G_{\min}} = \frac{[(I_{on} - I_{off})g + I_{off}]\alpha - I_{off}\alpha}{I_{on}\alpha - I_{off}\alpha} = g \quad (3)$$

For the sake of simplicity, we assume in this work symmetric set ($V > 0$) and reset ($V < 0$) characteristic switching times:

$$\tau_{S,R}(V) = T_0 \operatorname{csch}\left(\frac{|V|}{V_0}\right) \quad (4)$$

with T_0 and V_0 constants. The generalization to asymmetric times is straightforward. (4) corresponds to the exponential drift times for vacancies and metal ions [16] with the correction for null applied voltage, $\tau(V \rightarrow 0) \rightarrow \infty$ [17]. For a ramped voltage sweep $V = RR \cdot t$ in the low-bias positive region (all resistances are neglected), from (2):

$$\frac{dg}{dt} = \frac{dg}{dV} \frac{dV}{dt} = \frac{dg}{dV} RR \approx \frac{1-g}{2T_0 \exp\left(-\frac{V}{V_0}\right)} \quad (5)$$




Fig. 2. (a) General form of an elementary solver. F and G are two arbitrary functions for the behavioral current sources $B1$ and $B2$, respectively. x is a circuit label and $V(x)$ the voltage at the central node. (b) Applied signal. (c) Evolution of the solver current I and memory state $V(x)$ as a function of time for the model equations shown in Fig. 1(a).

which yields

$$\frac{dg}{dV} = \frac{1-g}{\exp\left\{-\frac{1}{V_0} [V - V_0 \ln(2T_0 RR)]\right\}} \quad (6)$$

so that we obtain as a first approximation:

$$V_{SET} \approx V_0 [\ln(RR) + \ln(2T_0)] \quad (7)$$

in agreement with experimental results [5], [9], [10]. This logarithmic dependence of V_{SET} (similarly for V_{RES}) with RR is central to our discussion concerning the energy consumption ($E = \int P(t)dt$) and maximum dissipated power ($P_{Max} = I_{Max} V_{Max}$) occurring in the device during a switching loop [18], [19], [20], [21].

Next, we focus the attention on the LTspice implementation of the differential (2). To this end, we use the recently proposed MES [15]. This method consists in considering two opposite biased behavioral current sources with values $F[V(x)]$ and $G[V(x)]$ forming a single mesh as illustrated in Fig. 2(a). F and G are two arbitrary functions and $V(x)$ is the voltage at the central node. $V(x)$ is the voltage that matches the two currents as follows from Kirchhoff's laws, i.e., $V(x)$ is the solution of the equation $F(x) = G(x)$. Notably, the method eliminates the use of the storage capacitor in the memory circuit of a memristor [13] and benefits from the direct use of the behavioral components offered by LTspice. As an example, Fig. 2 shows the memory state and the solver current as a function of time (Fig. 2(c)) for a ramped signal of 1 Hz (Fig. 2(b)). As shown in Fig. 1(a), the elementary solver is coupled with the I - V port to solve the memristor behavior. In that figure, g_0 is the initial value of g and g_S the value of g at which the model output features are evaluated. PWL (piecewise linear) represents the applied signal as a function of RR and V_{MAX} . The function $limit$ is used to ensure that the memory state values remain within the allowed limits. ddt is the time derivative and idt the time integral used to compute the energy E . Fig. 1(b) shows the applied signal for different RR values (log-scale in time) and Fig. 1(c) the corresponding I - V loops including V_{SET} , V_{RES} and E as a function of RR . Notice the V_{SET} and V_{RES} shifts as predicted by (7). As a result of the model equations, the energy per cycle E decreases as the sweep rate RR increases. Relaxation effects occurring after reaching




Fig. 3. (a) DMM model schematics for a set transition. Two post-processing directives are used to calculate the energy E and the maximum power P_{Max} . (b) Voltage sweeps with varying RR . Notice that the maximum voltage increases with RR . (c) Evolution of the low-voltage conductance towards a final value g_f . (d) Relationship between energy and power as a function of RR .

the target state g_f are completely disregarded since they do not contribute to either P_{Max} or E .

III. MEMRISTOR PROGRAMMING WITH A VOLTAGE RAMP

In the previous Section, the model equations and outcomes for complete loops were analyzed. In this Section, we applied the same framework to the programming case of a memristor using a ramped voltage [22], [23], [24]. The problem consists in finding the time required to program a device to a certain final conductance state g_f and evaluating E and P_{Max} . When the target condition is fulfilled, the programming current is derived through a shunt resistor (1Ω). This allows performing stepped measurements in LTspice without changing the total simulation time. Fig. 3(a) illustrates the circuit schematics for a set transition. As RR increases, the maximum applied voltage required to reach the final state $g_f = 0.9$ (arbitrary value) increases as well (Fig. 3(b)). As expected, the target conductance is reached earlier (Fig. 3(c)) but as E decreases, P_{Max} increases (Fig. 3(d)). A clear tradeoff between energy and power is found. Notice the logarithmic power-dissipated-energy consumption relationship. This is consistent with previous results obtained for nonlinear voltage sweeps with programming time constraints [22].

Now, let's analyze the case in which we add a base voltage V_k to the original ramp, i.e., $V = RR \cdot t + V_k$. This is equivalent to an initial ramp value. Integrating (2), the normalized conductance state as a function of time reads:

$$g(t) = (g_0 - 1) \exp \left\{ \frac{V_0}{RR T_0} \left[\cosh \left(\frac{V_k}{V_0} \right) - \cosh \left(\frac{RR t + V_k}{V_0} \right) \right] \right\} + 1 \quad (8)$$




Fig. 4. Set voltages corresponding to different memory states as a function of the voltage ramp rate. (7), which is frequently used to assess experimental data is associated with a particular memory state g_s (given by (14)).

which reduces to:

$$g_{RR=0}(t) = (g_0 - 1) \exp \left\{ -\sinh \left(\frac{V_k}{V_0} \right) \frac{t}{T_0} \right\} + 1 \quad (9)$$

when no ramp is applied (constant voltage programming). This case corresponds to the application of a sequence of pulses of equal height V_k disregarding relaxation effects. When no base voltage is considered (ramped voltage programming) (8) yields:

$$g_{V_k=0}(t) = (g_0 - 1) \exp \left\{ \frac{V_0}{RR T_0} \left[1 - \cosh \left(\frac{RR t}{V_0} \right) \right] \right\} + 1 \quad (10)$$

Importantly, from (8), it is also possible to find the exact expressions for the set voltage V_{SET} (defined as $V@g_s$):

$$V_{SET} = V_0 \operatorname{arcosh} \left[\cosh \left(\frac{V_k}{V_0} \right) - \frac{RR T_0}{V_0} \ln \left(\frac{1 - g_s}{1 - g_0} \right) \right] \quad (11)$$

and for the set time t_{SET} (defined as $t@V_{SET}$):

$$t_{SET} = \frac{V_{SET} - V_k}{RR} \quad (12)$$

Equations (11) and (12) clearly show that the set process is both a function of the switching material properties (T_0 , V_0) and the kind of electrical stimulus applied (RR , V_k). (11) also reveals that (7) is just an approximate expression. More in detail, the connection between (7) and (11) can be found assuming $V_k = 0$, $g_0 = 0$:

$$V_{SET} = V_0 \operatorname{arcosh} \left[1 - \frac{RR T_0}{V_0} \ln(1 - g_s) \right] \approx V_0 \ln \left[-\frac{2RR T_0}{V_0} \ln(1 - g_s) \right] \quad (13)$$

so that from (7) and (13):

$$g_s = 1 - \exp(-V_0) \quad (14)$$

Equation (14) reveals that the linear relationship $V_{SET} - \ln(RR)$ with slope V_0 given by (7), often used to analyze experimental results [3], [9], corresponds to a particular memory state value (g_s). The connection between (7), (11), and (14) is illustrated in Fig. 4.




Fig. 5. (a) Set voltage (11) as a function of the ramp rate RR and base voltage V_k . (b) Set time (12) as a function of the ramp rate RR and base voltage V_k . (c) Relation between the maximum dissipated power and the energy required to reach a final target conductance. Model parameters in Fig. 3(a).

Fig. 5 illustrates the roles played by V_k and RR . As shown in Fig. 5(a), V_{SET} increases with RR and converges to V_k for low ramp rates. In this analysis, V_{SET} can never be lower than V_k . On the contrary, for high RR , V_{SET} becomes independent of V_k . Accordingly, Fig. 5(b) shows that t_{SET} strongly depends on V_k for low RR values and reduces its spread as RR increases because of the leading role of V_{SET} over V_k . Fig. 5(c) shows that the power dissipation-energy consumption plot is not significantly affected by V_k although a small shift towards lower energy values is observed (see the inset). Notice that the relevance of V_k can largely depends on the model parameters and test conditions.

IV. CONCLUSION

Power dissipation and energy consumption are key elements in any electrical system. Power dissipation (P_{Max}) is related to Joule heating and power supply requirements while energy consumption (E) concerns efficiency and sustainability. In this letter, the connection between P_{Max} and E was investigated in detail for the case of a bipolar-type memristor subjected to linear programming conditions. The observed tradeoff between power and energy is a consequence of the interplay between the applied signal and the internal response of the device. LTspice schematics were provided to let researchers investigate their own structures as well as the variety of experimental conditions.

REFERENCES

- [1] K. Cambell, K. Drake, and E. B. Smith, "Pulse shape and timing dependence on the spike-timing dependent plasticity response of ion-conducting memristors as synapses," *Front. Bioeng. Biotechnol.*, vol. 4, 2016, Art. no. 97, doi: [10.3389/fbioe.2016.00097](https://doi.org/10.3389/fbioe.2016.00097).
- [2] M. Uddin, M. Majumder, and G. Rose, "Robustness analysis of a memristive crossbar PUF against modeling attacks," *IEEE Trans. Nanotechnol.*, vol. 16, no. 3, pp. 396–405, May 2017, doi: [10.1109/TNANO.2017.2677882](https://doi.org/10.1109/TNANO.2017.2677882).
- [3] A. Rodriguez-Fernandez, C. Cagli, L. Perniola, J. Suñé, and E. Miranda, "Effect of the voltage ramp rate on the set and reset voltages of ReRAM devices," *Microelectron. Eng.*, vol. 178, pp. 61–65, 2017, doi: [10.1016/j.mee.2017.04.039](https://doi.org/10.1016/j.mee.2017.04.039).

- [4] H. Lin, C. Wang, Y. Sun, and W. Yao, "Firing multistability in a locally active memristive neuron model," *Nonlinear Dyn.*, vol. 100, pp. 3667–3683, 2020, doi: [10.1007/s11071-020-05687-3](https://doi.org/10.1007/s11071-020-05687-3).
- [5] M. Maestro-Izquierdo, M. B. Gonzalez, F. Campabadal, J. Suñé, and E. Miranda, "A new perspective towards the understanding of the frequency-dependent behavior of memristive devices," *IEEE Electron Dev. Lett.*, vol. 42, no. 4, pp. 565–568, Apr. 2021, doi: [10.1109/LED.2021.3063239](https://doi.org/10.1109/LED.2021.3063239).
- [6] J. Ying, Y. Liang, G. Wang, H. Lu, J. Zhang, and P. Jin, "Locally active memristor based oscillators: The dynamic route from period to chaos and hyperchaos," *Chaos*, vol. 31, 2021, Art. no. 063114, doi: [10.1063/5.0048526](https://doi.org/10.1063/5.0048526).
- [7] L. Li, Y. Sun, M. Wang, and W. Huang, "Synchronization of coupled memristor neural networks with time delay: Positive effects of stochastic delayed impulses," *Neural. Proc. Lett.*, vol. 53, pp. 4349–4364, 2021, doi: [10.1007/s11063-021-10600-z](https://doi.org/10.1007/s11063-021-10600-z).
- [8] V. Ostrovskii, P. Fedoseev, Y. Bobrova, and D. Butusov, "Structural and parametric identification of Known memristors," *Nanomaterials*, vol. 12, 2022, Art. no. 63, doi: [10.3390/nano12010063](https://doi.org/10.3390/nano12010063).
- [9] H. García et al., "Effects of the voltage ramp rate on the conduction characteristics of HfO₂-based resistive switching devices," *J. Phys. D, Appl. Phys.*, vol. 56, 2023, Art. no. 365108, doi: [10.1088/1361-6463/acdae0](https://doi.org/10.1088/1361-6463/acdae0).
- [10] D. Maldonado et al., "A thorough investigation of the switching dynamics of TiN/Ti/10nm-HfO₂/W resistive memories," *Mat. Sc. Sem. Proc.*, vol. 169, 2024, Art. no. 107878, doi: [10.1016/j.mssp.2023.107878](https://doi.org/10.1016/j.mssp.2023.107878).
- [11] L. Chua, "Resistance switching memories are memristors," *Appl. Phys. A*, vol. 102, pp. 765–783, Jan. 2011, doi: [10.1007/s00339-011-6264-9](https://doi.org/10.1007/s00339-011-6264-9).
- [12] F. L. Aguirre, S. Pazos, F. Palumbo, J. Suñé, and E. Miranda, "Application of the quasi-static memdiode model in cross-point arrays for large dataset pattern recognition," *IEEE Access*, vol. 8, pp. 202174–202193, 2020, doi: [10.1109/ACCESS.2020.3035638](https://doi.org/10.1109/ACCESS.2020.3035638).
- [13] F. L. Aguirre, J. Suñé, and E. Miranda, "SPICE implementation of the dynamic memdiode model for bipolar resistive switching devices," *Micromachines*, vol. 13, 2022, Art. no. 330, doi: [10.3390/mi13020330](https://doi.org/10.3390/mi13020330).
- [14] E. Miranda et al., "Simulation of bipolar-type resistive switching devices using a recursive approach to the dynamic memdiode model," *IEEE Electron Dev. Lett.*, vol. 44, no. 9, pp. 1551–1554, Sep. 2023, doi: [10.1109/LED.2023.3298023](https://doi.org/10.1109/LED.2023.3298023).
- [15] E. Miranda, "The method of elementary solvers in SPICE," *Electronics*, vol. 13, 2024, Art. no. 2480, doi: [10.3390/electronics13132480](https://doi.org/10.3390/electronics13132480).
- [16] D. Wouters, S. Menzel, J. Rupp, T. Hennen, and R. Waser, "On the universality of the I–V switching characteristics in non-volatile and volatile resistive switching oxides," *Faraday Discuss*, vol. 213, pp. 183–196, 2019, doi: [10.1039/C8FD00116B](https://doi.org/10.1039/C8FD00116B).
- [17] R. Rodriguez-Fernandez, J. Muñoz-Goriz, J. Suñé, and E. Miranda, "A new method for estimating the conductive filament temperature in OxRAM devices based on escape rate theory," *Microelectron. Rel.*, vol. 88–90, pp. 142–146, 2018, doi: [10.1016/j.microrel.2018.06.120](https://doi.org/10.1016/j.microrel.2018.06.120).
- [18] L. Deng, D. Wang, Z. Zhang, P. Tang, G. Li, and J. Pei, "Energy consumption analysis for various memristive networks under different learning strategies," *Phys. Lett. A*, vol. 380, pp. 903–909, 2016, doi: [10.1016/j.physleta.2015.12.024](https://doi.org/10.1016/j.physleta.2015.12.024).
- [19] H. Liu, M. Wei, and Y. Chen, "Optimization of non-linear conductance modulation based on metal oxide memristors," *Nanotechnol. Rev.*, vol. 7, pp. 443–468, 2018, doi: [10.1515/ntrev-2018-0045](https://doi.org/10.1515/ntrev-2018-0045).
- [20] T. Van Nguyen, J. An, S. Oh, S. Truong, and K. Min, "Quantization, training, parasitic resistance correction, and programming techniques of memristor-crossbar neural networks for edge intelligence," *Neuromorph. Comput. Eng.*, vol. 2, 2022, Art. no. 032001, doi: [10.1088/2634-4386/ac781a](https://doi.org/10.1088/2634-4386/ac781a).
- [21] S. Saleh and B. Koldehofe, "On memristors for enabling energy efficient and enhanced cognitive network functions," *IEEE Access*, vol. 10, pp. 129279–129312, 2022, doi: [10.1109/ACCESS.2022.3226447](https://doi.org/10.1109/ACCESS.2022.3226447).
- [22] E. Miranda et al., "The role of the programming trajectory in the power dissipation dynamics and energy consumption of memristive devices," *IEEE Electron Dev. Lett.*, vol. 45, no. 4, pp. 582–585, Apr. 2024, doi: [10.1109/LED.2024.3368146](https://doi.org/10.1109/LED.2024.3368146).
- [23] H. Liu et al., "Uniformity improvement in 1T1R RRAM with gate voltage ramp programming," *IEEE Electron Dev. Lett.*, vol. 35, no. 12, pp. 1224–1226, Dec. 2014, doi: [10.1109/LED.2014.2364171](https://doi.org/10.1109/LED.2014.2364171).
- [24] J. Cen et al., "High precision symmetric weight update of memristor by gate voltage ramping method for convolutional neural network accelerator," *IEEE Electron Dev. Lett.*, vol. 41, no. 3, pp. 353–356, Mar. 2020, doi: [10.1109/LED.2020.2968388](https://doi.org/10.1109/LED.2020.2968388).