The chip contains AT bus control logic, data bus conversion logic, CPU reset logic, clock generating for CPU, keyboard and timer, DMA / refresh logic, peripheral interface logic, page mode DRAM controlleer, and direct-mapped cache controller with write-back operation.