(...) 60 ms to provide a timing margin for worst-case conditions. No system clock is required because each 1-wire part is self-clocked by its own internal oscillator. Power for operation is derived from the bus data line by including a half-wave rectifier on chip.