

# Digital Systems and Hardware Description Languages

Code: 102684 ECTS Credits: 9

2025/2026

Degree	Туре	Year
Telecommunication Systems Engineering	ОВ	2
Electronic Engineering for Telecommunication	ОВ	2

#### Contact

Name: Mercedes Rullan Ayza Email: mercedes.rullan@uab.cat

#### **Teachers**

Joaquin Saiz Alcaine
Antonio Jose Velasco Gonzalez
Lluís Antoni Terés Terés
Victor Montilla Gispert
Raimon Casanova Mohr

# **Teaching groups languages**

You can view this information at the <u>end</u> of this document.

# **Prerequisites**

There are no prerequisites. However, it is recommended for students to have previously taken the courses "Fundamentals of Computing" and "Theory of Circuis and Electronics".

# Objectives and Contextualisation

This is a basic training course, taught during the second academic year, first semester. Is the bridge between the courses "Theory of Circuits and Electronics" and "Fundamentals of Computing", in the first year, and "Computer Architecture and Peripherals", in the second year.

The objectives of this course are for students to understand the role of digital systems in the computer world, be capable of designing low-to-medium complexity digital systems using logic gates and reconfigurable devices, and understand that a computer is simply a digital system of a certain complexity.

In the last part of the course, methodologies based on "Process Unit - Control Unit (UP-UC)" architectures are addressed to solve digital systems of a certain complexity by introducing the basic concepts of these

architectures both in their "wired" version (UC made with gates and logic blocks) and "microprogrammed" (UC based on ROM + sequencer). Finally a simple computer open source (RISC-V) is presented in order for the students to understand the concepts of process-unit, control-unit, instruction set, microinstructions, microorders and microprogramming and applying the previous UP-UC architectures.

# **Competences**

Telecommunication Systems Engineering

- Develop personal work habits.
- Develop thinking habits.
- Learn new methods and technologies, building on basic technological knowledge, to be able to adapt to new situations.
- Work in a team.

Electronic Engineering for Telecommunication

- Develop personal work habits.
- Develop thinking habits.
- Learn new methods and technologies, building on basic technological knowledge, to be able to adapt to new situations.
- Work in a team.

# **Learning Outcomes**

- 1. Analyse and design combinational and sequential, synchronous and asynchronous, microprocessor and integrated circuits.
- 2. Apply the basics of hardware device description languages.
- 3. Develop applications in real time.
- 4. Develop critical thinking and reasoning.
- 5. Develop independent learning strategies.
- 6. Develop systemic thinking.
- 7. Develop the capacity for analysis and synthesis.
- 8. Manage available time and resources.
- 9. Manage available time and resources. Work in an organised manner.
- 10. Use computer tools to research bibliographic resources or information on telecommunications and electronics.
- 11. Use the basics of software design, verification and validation in the description of hardware systems based on high level hardware description languages.
- 12. Work cooperatively.

## Content

Block 1: Combinational Circuits (CC)

- Digital signals and digital systems. Description of digital systems. Electronic digital systems (EDS).
   MOS transistors. AND, OR and INV logical gates. Synthesis of EDS as a process of successive refinements.
- Combinational Circuits. Synthesis from a table I: ROM. Synthesis from a table II: logic gates.
- Boolean algebra. Truth tables.
- NAND, NOR, XOR, NXOR logical gates. 3-state buffers.
- Features: Propagation time. Hardware cost
- Other combinational blocks: multiplexers, decoders, AND-OR planes (PLAs).
- Synthesis tools: Synthesis from algorithms.

### Block 2: Sequential Circuits (SC)

- The need for sequential circuits. Some examples. States and synchronization. Synchronous sequential circuits. Clock, reset and set.
- Explicit functional description of SCs. State transition graphs and tables.
- Basic components: Flip flops and latches.
- Synthesis of SC from tables. Moore and Mealy machines. States encoding.
- Registers, counters and memories. Structures, types and most common uses.
- Finite state machines (FSM). Formal definition. Implementation. Propagation times.
- Hardware description language: VHDL. Some examples of FSM description using VHDL.
- Sequential implementation of algorithms.
- Physical implementation of digital circuits. Field Programmable Gate Arrays (FPGA) and other implementation strategies.

## Block 3: Process Unit-Control Unit (PU-CU) architecture and processors

- PU-CU architecture.
- PU with multiplexers. PU with busses.
- ROM based Control Unit with sequencers.
- Basic structure of a microprocessor. Von Neumann architecture vs Harvard. Functional units and busses.
- Processor instruction set. Programming with machine language. Microinstructions and microprograms. Micro-orders and status signals.
- Example of open source processor: RISC-V
- Harvard architecture. Fetch, decoding and execution cycles.
- RVuabM: Microprogrammed implementation of the Control Unit.
- RVuabC: Monocycle wired implementation of the Control Unit.

# **Activities and Methodology**

Title	Hours	ECTS	Learning Outcomes
Type: Directed			
Exercise-based classes	18	0.72	1, 6, 5, 7, 4, 9, 12
Face to face classes	26	1.04	1, 2, 7, 4, 10, 11
Laboratory practices	18	0.72	2, 5, 9, 12, 11
Type: Supervised			
Case study	18	0.72	5, 4, 9
Laboratory practice assignments	10	0.4	2, 6, 5, 7, 4, 8, 9, 12, 11
Type: Autonomous			
Autonomous work	39	1.56	5, 8, 9
Preparing and solving exercises	32	1.28	1, 2, 10, 11
Preparing laboratory sessions	30	1.2	9, 12
Videos viewing	18	0.72	5, 7, 4, 8, 9

The subject is organized in three blocks. The materials offered through the Campus Virtual include a series of videos that student body must view before attending class and that contain the theoretical-practical knowledge needed for the design of digital systems, interactive self-correction exercises and a simulation environment. of digital systems.

The subject is taught in "classroom problems" mode. All face-to-face classes are treated as problem-based sessions. The classes are dedicated to solving questions and doubts in the videos, and cases proposed by the teacher. Student body must actively participate in these classes; these are not conventional "theory" classes. They take place in small groups (of the order of 40-50 students), an indispensable condition to reach the necessary degree of interactivity in a subject of eminently practical character.

Previous activities are complemented by <u>laboratory practice</u> where students design and simulate different parts of a simple processor which is finally implemented on a FPGA. To physically implement the circuits, a design environment for programmable logic devices (INTEL-ALTERA) is used. Students will become familiar with the concepts of schematic capture, functional simulation, temporal simulation, and the description of complex digital systems using hardware description languages (VHDL).

Tutoring sessions may be individual or in small groups and will be done on demand and in coordination between each teacher and the related students. There may also be open tutoring sessions for all interested students that may be proposed by the teaching staff; but these will require prior submission to the corresponding forum of the Virtual Campus (CV) those specific questions about concepts or exercises that must be addressed in order for the teachers to plan and carry out that tutoring properly.

The following transversal skills are addressed and assessed during the course:

- T01.01 Develop critical thinking and reasoning. T01.02 Develop the capacity for analysis and synthesis. T01.04 - Develop systemic thinking. They are worked on in the face to face classes and assessed within the partial tests.
- T02.02 Develop independent learning strategies. T02.03 Manage available time and resources. Work in an organized manner: we work mainly with the visualization of the audiovisual material (before the face-to-face sessions) and also by completing questionnaires in the Moodle classroom that allow the student who has worked to know if he or she has understood the topic of that week (self-assessment). There are also other questionnaires that must be completed and submitted by students before pre-established dates and the results obtained in these questionnaires will be taken into account in the evaluation.
- T03.01 Work cooperatively. This skill is addressed and assessed in the laboratory practices, where students must work in groups of two.

Annotation: Within the schedule set by the centre or degree programme, 15 minutes of one class will be reserved for students to evaluate their lecturers and their courses or modules through questionnaires.

## **Assessment**

#### Continous Assessment Activities

Title	Weighting	Hours	ECTS	Learning Outcomes
Exercises delivering (periodic)	20%	8	0.32	5, 7, 4, 8, 9
Laboratory practices	30%	0	0	1, 2, 3, 7, 4, 8, 9, 12, 11
2 partial test and/or final test	50%	8	0.32	1, 2, 6, 5, 7, 4, 8, 9, 10, 11

This course does not include single assessment.

#### a) Assessment activities

Student assessment includes the following activities:

- Two individual partial tests (one test per block) carried out face-to-face, in a controlled environment, and in written format. These partials tests assess the student's acquired knowledge and his/her skills designing efficient circuits and systems.
- Exercises resolution: a set of on-line exercises, with automatic grading, must be delivered on previously scheduled dates.
- 3. The viewing of videos before attending the class.
- 4. Activities in which students must demonstrate the skills acquired during the development of the practices.

The mark of the course by continued assessment (CA) is obtained from:

- 1. (activity 1) The mark obtained in the 2 partial tests (PT1, PT2),
- 2. (activities 2 and 3) the delivery of exercises and viewing of videos before attending the class (Pb),
- 3. (activity 4) the mark of the laboratory activities (LT), and

according to the formula:  $CA = PT \cdot 0.5 + LT \cdot 0.3 + Pb \cdot 0.2$ 

where PT = (PT1+PT2)/2

To pass the course by continued assessment (CA) the following conditions must be met:

- 1.  $CA \ge 5$
- 2. **PT1 and PT2** must be  $\geq 4$ , and **PT** must be  $\geq 5$ , and
- 3. **LT** must be  $\geq 5$

#### b) Assessment activities: scheduling

Dates of the assessment tests and the submission of exercises are published in the Virtual Campus (VC) and may be subject to changes in programming due to unforeseen eventualities. Any modification will be reported through this platform.

It is important to bear in mind that no assessment activities will be permitted for any student at a different date or time to that established, unless for justified causes duly advised before the activity and with the lecturer's previous consent. In all other cases, if an activity has not been carried out, this cannot be re-assessed.

#### c) Recovery process

The evaluation activity 1 corresponding to the theory can be recovered in the final test.

- If the grade obtained in one of the partial tests PP1 or PP2 is < 4, this grade must be exceeded by taking a retake exam in the corresponding block. In order to apply the formula (which takes into account the partial tests, the assessables and the practices), the grade obtained in this retake must be ≥ 5
- If the grade obtained in the 2 partial tests respectively is < 4, the student must take a new exam that will
  include the entire subject. The grade obtained will be the new PP grade, which must be ≥ 5 in order to
  apply the formula (which takes into account the partial tests, the assessables and the practices).</li>

If PT < 5 or LT < 5 after retaking these new tests, the final score of the course will be the lowest number between CA and 4.5.

Activities 2 and 3 (delivery of exercises and viewing of videos before attending the class) which corresponds to 20% of the final grade and activity 4 (laboratory practices) which corresponds to 30% of the final grade cannot be recovered.

d) Grades review

Grades obtained by students in each test are published in the VC. Once the grades are published, students will be informed of the procedure to follow to review their exam. Students must request, through the VC, an exam review, and will receive a call with the day and time to do it through TEAMS.

Any student who does not follow this procedure, within the time frame established, may not request a new review.

#### e) Special grades

- A "non-assessable" grade cannot be assigned to students who have participated in any of the individual partial tests or the final test.
- In order to reach the qualification "with Honors", the final grade must be ≥ 9.0. Because the number of students with this distinction cannot exceed 5% of the number of students enrolled in the course, this distinction will be awarded to whoever has the highest final grade.

#### f) Irregularities committed by the student, copy and plagiarism

Notwithstanding other disciplinary measures deemed appropriate, and in accordance with the academic regulations in force, assessment activities will receive a zero whenever a student commits academic irregularities that may alter such assessment. Assessment activities graded in this way and by this procedure will not be re-assessable. If passing the assessment activity or activities in question is required to pass the subject, the awarding of a zero for disciplinary measures will also entail a direct fail for the subject, with no opportunity to re-assess this in the same academic year.

Irregularities contemplated in this procedure include, among others:

- the total or partial copying of a test, practical exercise, report, or any other evaluation activity;
- allowing others to copy:
- presenting group work that has not been done entirely by the members of the group;
- unauthorized use of AI (eg Copilot, ChatGPT or equivalent) to solve exercises, practices and/or any other evaluable activity;
- presenting any materials prepared by a third part as one's own work, even ifthese materials are translations or adaptations, including work that is not original or exclusively that of the student;
- having communication devices such as mobile phones, smart watches, etc., accessible during theoretical-practical in-class assessment tests (individual exams).
- talk to peers duringindividual theoretical-practical assessment tests (exams);
- copy or attempt to copy from other students during theoretical-practical assessment tests (exams); use
  or attempt to use writings related to the subject during the performance of the theoretical-practical
  evaluation tests (exams), when these have not been explicitly allowed.

## Prohibited use of AI:

For this subject, the use of Artificial Intelligence (AI) technologies is permitted exclusively in support tasks, such as bibliographic or information searches. The student must clearly identify which parts have been generated with this technology, specify the tools used and include a critical reflection on how these have influenced the process and the final result of the activity. The lack of transparency in the use of AI in this assessable activity will be considered a lack of academic honesty and may lead to a partial or total penalty in the grade of the activity, or greater sanctions in serious cases.

In future years of this course, students who have committed irregularities in an assessment will not have any of their completed assessment activities validated.

In short: cheating, allowing cheating, or plagiarizing (or attempting to) in any of the assessment activities is equivalent to a FAIL, which cannot be compensated and will not validate parts of the course in subsequent years.

g) Assessment of students who followed the subject last year but do not successfully passed it

Students who completed and passed the laboratory practices in the <u>previous course</u> but did not pass the course, may choose not to repeat them again during the current academic year. In that case, the laboratory practices grade (*LT*) will be 5, regardless of the grade reached the previous year.

The list of students who can choose this option will be published at the beginning of the course in the VC. If, anyway, the student wants to make the laboratory practices again, he/she must communicate it by mail to the practice Coordinator.

If a student has committed irregularities (copies/plagiarism) in any evaluation activity in a previous call ofthe subject he willnot have the right to have his practices validated (if he had approved them).

# **Bibliography**

- Coursera MOOC: https://www.coursera.org/learn/digital-systems
- Digital Systems: From Logic Gates to Processors. Deschamps JP, Valderrama E, Terés L. Springer 2017. ISBN 978-3-319-41198-9.
- Complex Digital Systems. Deschamps JP, Valderrama E, and Terés L. Springer 2019. ISBN 978-3-030-12652-0.
- Diseño de Sistemas Digitales. Deschamps JP, Ed. Paraninfo 1989. ISBN 84-283-1695-9 (in spanish).
- Digital Systems Fundamentals. T.L. Floyd. Ed. Prentice Hall. 9a Edición ISBN: 8483220857.
- Arquitecturas UP-UC: de los sistemas digitales a medida al processador de propósito general RISC-V.
   Valderrama E., Deschamps J-P., Rullàn M. y Terés, L. Notes of block-3 of the course.
- Desenvolupament del microprocessador LittleProc: des de la primera porta lògica fins a una plataforma reconfigurable. J. Saiz, A.Portero, R. Aragonès. Materials 234. Servei de Publicacions de la UAB; ISBN (paper format): 978-84-490-2700-0, ISBN (e-book): 978-84-490-2699-7 (in catalan. Book used for the preparation of the laboratory sessions).

## Software

In the laboratory session we will use the software Altera Quartus II 9.0 WebEdition. Students will be required to install this software, which does not require any license.

# **Groups and Languages**

Please note that this information is provisional until 30 November 2025. You can check it through this <u>link</u>. To consult the language you will need to enter the CODE of the subject.

Name	Group	Language	Semester	Turn
(PAUL) Classroom practices	311	Catalan	first semester	morning-mixed
(PAUL) Classroom practices	312	Catalan/Spanish	first semester	morning-mixed
(PAUL) Classroom practices	313	Catalan	first semester	morning-mixed
(PAUL) Classroom practices	331	Catalan	first semester	afternoon
(PAUL) Classroom practices	511	Catalan	first semester	morning-mixed

(PLAB) Practical laboratories	311	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	312	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	313	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	314	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	315	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	316	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	317	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	318	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	319	Catalan	first semester	morning-mixed
(PLAB) Practical laboratories	320	Catalan	first semester	morning-mixed