Study and modeling of multi-gate transistors in the context of CMOS technology scaling