Improving memory hierarchy performance on mapreduce frameworks for multi-core architectures