# NEMS/MEMS integration in submicron CMOS Technologies 

by<br>Jose Luis Muñoz Gamarra

A thesis submitted in partial fulfillment for the degree of Doctor of Philosophy in Electronic Engineering in the

Escuela Tecnica de Ingenieria
Departamento de Ingenieria Electronica

September 2014

# NEMS/MEMS integration in submicon CMOS Technologies 

University:<br>Universitat Autònoma de Barcelona<br>Department:<br>Departament d'Enginyeria Electrònica<br>PhD program:<br>Enginyeria Electrònica i de Telecomunicació<br>Author:<br>Jose Luis Muñoz Gamarra

Supervisor:
Nuria Barniol Beumala

Dr. Nuria Barniol Beumala, professor at the department of Electronic Engineering of the Universitat Autònoma de Barcelona

## HEREBY CERTIFIES THAT

the thesis entitled NEMS/MEMS integration in submicron CMOS Technologies submitted by Jose Luis Muñoz Gamarra to fulfill part of the requirements to achieve the degree of Doctor of Philosophy in Electronic Engineering, has been performed under his supervision.

Bellaterra, September the $19^{\text {th }}, 2014$
"Appreciation is born through struggle"

## Abstract

The reduction of MEMS devices dimensions to the nano scale (NEMS) has allowed them to access a host of new physics and promise to revolutionize sensing applications. However this miniaturization has been obtained at an expense of dedicated, difficult and non reproducible fabrication processes.

This thesis deals with the miniaturization of MEMS structures following a CMOSMEMS approach. In order to it a small pitch CMOS technology (ST 65nm) is studied in depth, NEMS structures are defined using its available layers (width= 60 nm , thickness $=100 \mathrm{~nm}$ in polysilicon and width $=90 \mathrm{~nm}$, thickness $=180 \mathrm{~nm}$ in metal 1 based on copper) and a post-CMOS releasing process is developed in order to release them. Successful integration of NEMS devices is demostrated with the added value of a robust, reproducible fabrication and an easy integration with additional circuitry. However this aggressive scaling has a main drawback, small output signals.

As an alternative to capacitive read-out, the implementation of a resonant gate transduction, based on the idea of modulate the charge of a transistor by the movement of a mechanical structure, is studied and implemented. The frequency response of a polysilicon resonator implemented in AMS 0.35um CMOS technology $(24 \mathrm{MHz})$ has been successfully characterized and its operation as a low voltage switch (2.25 V pull-in) is demonstrated.

In addition, we propose the use of mechanical switches not only as memory or logic devices (due to its energy efficiency), but also as the building blocks of a ring oscillator configuration composed exclusively by mechanical switches. This new approach extends their use to other application as mass sensing but with the added value of a digital output signal. In order to implement this new configuration a model to simulate its behavior is developed and mechanical switches are built using different CMOS technologies, trying always to reduce their dimensions. Low operating voltages ( 5 V , MIM approach), abrupt response ( $4.3 \mathrm{mV} /$ decade, ST Metal 1) and good $I_{O N} / I_{O F F}$ ratio ( $1.10^{4}$, MIM approach) are obtained.

## Resumen

La reducción de los dispositivos MEMS hasta la nano escala (NEMS) ha permitido el acceso a nuevos dominios de la física y promete revolucionar las aplicaciones de sensado. Sin embargo esta miniaturización ha sido conseguida a costa de procesos de fabicración complicados y no reproducibles.

Es por ello que esta tesis trata de obtener dichos dispositivos NEMS a partir de una tecnologia CMOS comercial (ST 65nm). Con este objetivo un estudio en detalle de la tecnología ST 65 nm es llevado a cabo para posteriormente definir en ella estructuras NEMS en sus diferentes capas (en polysilicio con un grosor y ancho de $60 \mathrm{~nm} \times 100 \mathrm{~nm}$ y en metal 1 , cobre, con unas dimensiones de $90 \mathrm{~nm} \times 100 \mathrm{~nm}$ ). Un nuevo post proceso de liberación es presentado que nos permite liberar las estructuras, demostrando así su correcta fabricación. Sin embargo, fruto de esta miniaturización las señales eléctricas usadas para sensar su movimiento se reducen también.

Como alternativa a un sensado capacitivo estudiamos la viabilidad de adaptar a nuestro proceso de fabricación CMOS-MEMS a un método de transducción basado en un transistor cuyo puerta resuena, su movimiento modula las cargas del canal y dicho desplazamiento puede ser leído en la corriente del puerta del transistor. Mediante dicho método de transducción la respuesta en frecuencia de un resonador de polysilicio a 24 MHz fue leída y su funcionamiento como interruptor a bajos voltajes ( 2.25 V pull-in) fue validado.

Además, proponemos el uso de interruptores mecánicos no solo como memorias o en aplicaciones lógicas (gracias a su eficiencia energética) sino como el elemento base para la implementación de un oscilador en anillo, completamente mecánico. Con este oscilador ampliamos el rango de aplicación de los interruptores N/MEMS a nuevos campos como el sensado de masa pero con el valor añadido de tener una señal digital. Para implementar esta nueva configuración presentamos un modelo y desarrollamos interruptores mecánicos en diferentes tecnologías CMOS intentando siempre reducir sus dimensiones. Con estos interruptores mecánicos CMOS hemos conseguido voltajes de operación bajos ( 5 V ), respuestas abruptas ( $4.3 \mathrm{mV} /$ decada) y una buena relación $I_{O N} / I_{O F F}\left(1.10^{4}\right)$.

## Acknowledgements

'Appreciation is born though struggle' o como podríamos decir en castellano, las cosas que realmente valoramos no son fáciles. Sin duda, una de las más arduas tareas que he realizado hasta la fecha ha sido la presente Tesis. Además de con constancia y trabajo no podría haberse llevado a cabo sin la ayuda de un gran número de personas a las que me gustaría agradecerselo (intentaré que no ocupe más que la Tesis).

En primer lugar me gustaría agradecer a Núria Barniol la dedicación y paciencia que ha tenido conmigo. Sus ganas, consejos, rigurosidad, conocimientos han hecho posible los resultados de esta tesis. Espero que hayas disfrutado tanto como yo este trabajo y que sus aportaciones sean útiles para los futuros proyectos ECAS.

También me gustaría agradecer a todos los miembros y ex-miembros del grupo ECAS la ayuda que me han brindado durante estos años, especialmente a Arantxa (por su ayuda desde el primer dia), Joan, Eloi y Jordi (con su paciencia conmigo en el laboratorio) y Gabriel (cuando hay cuestiones teóricas). Tampoco sin su apoyo hubiesen sido posibles muchos de estos resultados. Da gusto trabajar con gente como vosotros.

Tampoco me puedo olvidar del resto de miembros del departamento en especial de mis ex-compis de despacho Ferri, Gerard, Paris, Gonzalo, Nuria y Albin. Los ratos que hemos pasado entre bromas han sido geniales. Espero que sigamos echándonos unas risas de vez en cuando.

Durante mi estancia en Supelec tengo que agradecer a Jerome su hospitalidad, buen humor, buenas peliculas y risas durante los meses de estancia en Paris. Ademas de su gran gran ayuda en el modelado del ring oscillator.

Tambien me gustaria destacar la ayuda que me han otorgado en el CNM, en especial Roser por todos los RIEs de los chips ST (te has ganado el cielo conmigo), Marta Duch por su ayuda y consejos y al grupo de nano por su ayuda caracterizando los chips. Mari Angeles y Raquel de la sala de ambiente controlado tambien han aportado un gran granito de arena con su ayuda y conversaciones (deportivas en muchos casos).

Tan importante como rodearse de buenos compañeros en el trabajo, es tener en tu día a día amigos que te sepan distraer cuando estas preocupado porque no sale una simulación, no encuentras resonancia o no se libera una estructura.

Gracias a mis compis de coche, con los que he cambiado horas y horas de viaje por ratos entre risas, anécdotas e historias. Gracias a los amigos y familia de Tarragona que me han hecho sentir en casa desde el primer dia. Gracias a todos los amigos de Granada, que aunque no vea a menudo, me dan un soplo de aire fresco en vacaciones que dura todo el año. Un gracias enorme a mi familia: abuelos, tios, primos que tanto me apoyan.

Me gustaría hacer de esta tesis mi pequeño gran homenaje a mi familia que tanto me ayudado siempre. A mi madre que es el espejo en el que intento mirarme, su coraje y esfuerzo, hacen que intente mejorar a diario. A mis hermanos por las bromas constantes, risas y buenos ratos que siempre pasamos. A mi padre del que puedo decir que tengo la suerte de contar solo con buenos recuerdos que me arrancan a diario alguna sonrisa. Es por ello que solo os puedo dar las gracias y hacer que sintáis este trabajo tan mío como vuestro.

Por ultimo, y no menos importante, le debo dar las gracias a Meri que ha aguantado mis agobios y nervios, mis fines de semana encerrado en casa, los fines de semana de maratones y un largo etcetera, todo ello animandome cada dia y sin ninguna queja. No sé como haces para aguantarme. Muchisimas gracias por el día a día. Tu compañía, risas, conversaciones y cariños hacen que cada día valga la pena.

## Contents

Abstract ..... ix
Resumen ..... xi
Acknowledgements ..... xiii
List of Figures ..... xix
List of Tables ..... XXV
Abbreviations ..... xxvii
1 Introduction ..... 1
1.1 Introduction ..... 1
1.2 Scope of the Thesis ..... 4
1.3 Research Framework ..... 6
1.4 Thesis outline ..... 7
2 CMOS-MEMS resonators basis ..... 9
2.1 MEMS resonators mechanical model ..... 9
2.1.1 Euler-Bernoulli equation ..... 9
2.1.2 Mass-spring-dash model ..... 14
2.2 Transduction between mechanical and electrical domain ..... 19
2.2.1 Introduction ..... 19
2.2.2 Electrostatic actuation ..... 20
2.2.3 Capacitive Read-out ..... 22
2.3 Electrical model ..... 25
2.4 MEMS resonator as a mass sensor ..... 29
3 Micromechanical switches and ring oscillator theory ..... 33
3.1 Introduction ..... 33
3.1.1 CMOS scaling and power crisis. ..... 34
3.2 Microelectromechanical contact switches ..... 39
3.2.1 Operational principles ..... 41
3.2.2 Contact Resistance ..... 47
3.3 Applications ..... 48
3.4 Benefits of Mechanical switches scaling ..... 52
3.5 State of the Art N/MEMS switches ..... 54
3.6 Ring Oscillator ..... 59
3.6.1 Switch electrical model ..... 59
3.6.2 Mechanical model ..... 61
3.6.3 Simulation results ..... 63
4 CMOS-MEMS based on ST 65nm technology ..... 67
4.1 Micro and nanosystems technology ..... 68
4.1.1 CMOS-MEMS ..... 69
4.1.2 CMOS-MEMS State of the Art ..... 72
4.2 CMOS-MEMS scaling ..... 77
4.3 ST 65nm CMOS technology ..... 78
4.4 MEMS fabrication in ST-65nm CMOS technology ..... 84
4.4.1 CMOS-MEMS design ..... 84
4.4.2 CMOS-MEMS post-fabrication process ..... 85
4.5 Fabricated devices ..... 87
4.5.1 M7 and M6 metal MEMS devices ..... 90
4.5.2 M5 Metal MEMS devices ..... 92
4.5.3 M1 devices ..... 93
4.5.4 Polysilicon devices ..... 96
4.6 Electrical characterization ..... 98
4.6.1 M6 resonator ..... 99
4.6.2 M1 and Polysilicon resonators ..... 101
4.7 Conclusions ..... 103
5 CMOS-MEMS switches ..... 105
5.1 Switches based on AMS $0.35 \mu \mathrm{~m}$ back-end metal layers ..... 105
5.1.1 MEMS devices ..... 106
5.1.2 Electrical characterization ..... 109
5.2 Switches based on capacitive MIM module ..... 111
5.2.1 Devices design ..... 113
5.2.2 Electrical characterization ..... 116
5.2.2.1 Cantilever switch ..... 117
5.2.2.2 Semi-paddle switch ..... 118
5.3 ST 65 nm M1 switches ..... 121
5.4 Conclusions ..... 124
6 Resonant gate transistor ..... 127
6.1 Introduction ..... 127
6.2 State of the Art ..... 130
6.3 RGT theoretical model ..... 134
6.3.1 MOSFET Model ..... 137
6.3.2 Beam Movement: Mass-spring-dash model ..... 141
6.3.3 Equivalent Circuit Model ..... 144
6.3.4 RGT simulations ..... 146
6.4 Fabrication approaches for a RGT on AMS $0.35 \mu \mathrm{~m}$ CMOS technology ..... 148
6.4.1 Poly1 as structural layer ..... 149
6.4.2 Poly2 as structural layer. ..... 152
6.5 Electrical characterization of the unreleased RGT CMOS-MEMS ..... 153
6.6 Poly1 RGT simulations ..... 158
6.7 Poly1 RGT experimental results ..... 163
6.7.1 Poly1 RGT as a switch ..... 163
6.7.2 RGT frequency response ..... 164
6.8 Conclusions ..... 167
7 Conclusions ..... 169
7.1 Conclusions ..... 169
7.2 Future work ..... 172
7.3 Author contributions ..... 174
A Ring Oscillator semi-analytical limit cycle prediction ..... 179
B RUNs description ..... 183
Bibliography ..... 189

## List of Figures

1.1 Schematic representation of an electromechanical system. ..... 2
2.1 Geometry of a squared cross-section beam under consideration. In the table the cantilever main parameters are shown. ..... 10
2.2 First three modes shapes for a A)cantilever and B) C.C. Beam. ..... 13
2.3 Mass-spring model with damping. ..... 15
2.4 Frequency response for different quality factors $(Q)\left(m_{e f f}=\omega_{o}=1\right)$ ..... 18
2.5 Schematic view of a two ports c.c beam configuration with electro- static actuation and capacitive readout. ..... 20
2.6 Schematic view of a two ports c.c beam configuration with electro- static actuation and capacitive readout ..... 23
2.7 MEMS Resonator Electrical Model. ..... 25
2.8 Parasitic capacitances schematic of a beam implemented in the polysilicon layer of AMS $0.35 \mu \mathrm{~m}$ CMOS technology. ..... 27
2.9 Equivalent circuit for a two-port micromechanical resonator show- ing the transformation to the convenient RLC form ..... 27
2.10 Complete electrical model for a 2 terminal resonator. ..... 28
2.11 Effect of the parasitic capacitance on the frequency response of a MEMS resonator with $R m=49.8 \mathrm{M} \Omega, L_{m}=41.35 \mathrm{H}$ and $C_{m}=$ 1.69aF. ..... 29
2.12 Schematic diagram of MEMS resonator mass sensing working prin- ciple. The added mass down shift the MEMS resonant response. ..... 30
3.1 Schematic representation of a MEMS ring oscillator configuration. ..... 35
3.2 CMOS Half pitch evolution. ..... 36
$3.3 I_{D S}-V_{G S}$ characteristics of a MOSFET.It can be observed how re- ducing the $V_{T H}$ voltage higher subthreshold currents are obtained ..... 37
3.4 CMOS Half pitch active and leakage power consumption in a 15 nm DIE and Sub-threshold current per micro for different technologies. ..... 39
3.5 Solid State transistor and ideal switch electrical response. ..... 40
3.6 Two Terminals Switch Schematic. ..... 41
3.7 Schematic of a mechanical switch working principle and electrical response ..... 42
3.8 3-T switch configuration in equilibrium (A) and at pull-in (B) ..... 45
3.9 Mechanical switch voltage time response ..... 47
3.10 Cross-section of an electro mechanical contact ..... 48
3.11 Contact resistance calculation diagram ..... 49
3.12 A) Complementary NEMS (CNEMS) inverter schematic configura- tion. B) DC transfer characteristic. ..... 50
3.13 A) In top image a chain consisting of $N$ mechanical switches in series is shown. In the image at the bottom a CMOS inverter consisting of N inverter stages. B) Simulated energy-performance comparison os MOSFET inverter chain versus relay chain circuits. ..... 51
3.14 Mechanical switches State of the Art ..... 58
3.15 Ring oscillator schematic. ..... 59
3.16 A) Schematic of a MEMS cantilever switch and notations. B) Figure
2. MEMS inverter and its electrical model when $V_{G}=0 \mathrm{~V}$ ..... 60
3.17 Simulated transient response of $a_{1}(t)$ (normalized beam tip posi- tion) for the two beams composing the switch (top) and simulated and predicted steady-state response (bottom). ..... 64
3.18 Figure 4. Comparison of predicted " T versus $V_{\text {on }}$ " curve (black line) and results obtained by transient simulation (green line), starting from $V_{d d}=2.5 \mathrm{~V}$. ..... 64
4.1 Silicon Nanowires fabrication process. ..... 68
4.2 Top-Down fabrication approaches: A)Surface micromachining and B) Bulk micromachining. ..... 69
4.3 A) Schematic layout of the MEMS resonator, structural layer and pad window is shown. B) Schematic cross-section of the chip. Pas- sivation layer protect the CMOS circuitry whereas the PAD window allows the etching of field oxide. ..... 72
4.4 Schematic of dual damascene process ..... 80
4.5 Design rules schematic ..... 81
4.6 ST 65 nm CMOS technology cross section (Note that in order to sim- plify the figure, the oxide and nitride thickness have been specified just for one of the MZ and MX layers.) ..... 82
4.7 OpenPAD Configuration ..... 84
4.8 Schematic view of the buried devices (two drivers in plane res- onators) before the post-CMOS releasing process. A) Metal 7, B) Metal 6, C) Metal 5, D) Metal 1 and E) polysilicon device. ..... 85
4.9 A)Schematic view of a M5 device before the post-CMOS releasing process (as received from the CMOS foundry). B) Stucture after the dry etching. C) Device released after the Wet etching process. ..... 86
4.10 CHIP's layouts of A) NEMSTRANS1 RUN and B) NEMSTRANS2 RUN (Chips area $=1 \mathrm{~mm}^{2}$ ) ..... 87
4.11 Photograph of a chip near an Euro coin and optical microscope image of the same chip. ..... 88
4.12 SEM images of a NEMSTRANS1 CHIP after a dry etching process. ..... 89
4.13 A)SEM image of a focus ion beam cut of the CHIP over a metal M1 resonator area as it is received from the foundry. The different silicon oxide and etch stopper layers are clearly appreciated and are indicated with an arrow. B) SEM image of a FIB cut of the CHIP over a poly resonator. C) SEM image of the poly resonator showed in figure B) after wet etching. ..... 89
4.14 A) and B) SEM image of M7 devices before the post-processing (as received from the foundry). C) and D) SEM images of FIB cuts. Image C) in an area protected by encapsulation and D) in the OPENPAD. ..... 91
4.15 SEM images of a released M6 C.C beam (length $=10.1 \mu \mathrm{~m}$, width 420 nm and gap 480 nm ). ..... 91
4.16 SEM images of a FIB cut in a M5 device. ..... 92
4.17 A) Top SEM image of a M5 C.C. Beam resonator $(\mathrm{l}=4.32 \mu \mathrm{~m}$, $\mathrm{w}=117 \mathrm{~nm}$, gap $=412 \mathrm{~nm}$ ). B) Tilted view of the resonator. ..... 93
4.18 SEM images of a FIB cut in a M5 device after the releasing process. ..... 94
4.19 Schematic view of the releasing process in a M5 devices. A) M5 structure before the releasing stage. B) Structure after 5 min 30 sec RIE. C) Devices after the RIE +5 min WH. ..... 94
4.20 Schematic view of M1 configuration in order to get a 90 nm gap. ..... 95
4.21 A) M1 2 drivers resonator ( $\mathrm{l}=3.17 \mu \mathrm{~m}, \mathrm{w}=90 \mathrm{~nm}, \mathrm{~s}=90 \mathrm{~nm}$, defined on layout.) B)SEM image of a FIB cut before the releasing process. ..... 95
4.22 A) SEM image of a M1 resonator FIB cut after the RIE etching. B) SEM image of a M1 resonator FIB cut after the WH process ..... 96
4.23 SEM image of a FIB cut in an unreleased two driver poly resonator. Theoretical dimensions $\mathrm{w}=60 \mathrm{~nm}, \mathrm{t}=100 \mathrm{~nm}, \mathrm{~s}=185 \mathrm{~nm}$. ..... 97
4.24 A) Polysilicon c.c. beam resonator. B) Polysilicon cantilever res- onator. Dimensions details in table 4.10. ..... 97
4.25 A)SEM image of a released poly resonator B) SEM image of a re- leased resonator that presents a FIB cut in its central area ..... 98
4.26 Test setup for two port frequency characterization measurement. ..... 100
4.27 Frequency response A) magnitude and B) phase of the M6 c.c. beam ( $\mathrm{l}=10 \mu, \mathrm{w}=400 \mathrm{~nm}, \mathrm{t}=900 \mathrm{~nm}, \mathrm{~s}=500 \mathrm{~nm}$ ) for different DC bias ( $V_{A C}=0 \mathrm{dBm}$ ) in air conditions. ..... 100
4.28 Plot of the resonance frequency versus squared effective DC-Bias for the M6 C.C. Beam ( $V_{A C}=0 d B m$ ) ..... 101
5.1 A) M4 configuration where it can be appreciated how de readout electrode is composed of a pillar formed by M4-VIA3-M3. B) Stack configuration switch composed by a clamped clamped beam where we have defined two actuator electrodes (blue) and a read-out elec- trode (light brown) with a smaller gap. C) M4 Switch cross section. D) M4-VIA3-M3 stack configuration cross section. ..... 106
5.2 SEM images of a M4 clamped-clamped beam switch (length=19um, width $=600 \mathrm{~nm}$ ) and frequency response (inset). ..... 108
5.3 A) Stack configuration clamped-clamped beam SEM images (length=30um, width $=1.5 \mathrm{um}$, ) and frequency response (inset). B) Lateral tilted SEM image where the different stack material after MEMS releas- ing can be observed. ..... 108
5.4 A) M4 Switch (device figure 2a, length $=19 \mu \mathrm{~m}$, width $=600 \mathrm{~nm}$, so $=500 \mathrm{~nm}, \mathrm{~s} 1=400 \mathrm{~nm}$ ) electrical characterization showing snap-in when the actuator reached 21.8 V. B) Different cycles of switching events are shown (only sweep up). Note the degradation on the $I_{O N}$ current level of last cycles (20th) ..... 110
5.5 Stack Switch electrical characterization showing the hysteresis cycle due to snap-in (blue arrow) and snap out (red arrow) . Current level at the actuator (Bottom) and Beam (middle) is almost the same after the snap-in event. However, at the read out electrode (top curve) the snap-in event is detected for a smaller voltages being the current change almost negligible. ..... 111
5.6 . A) MIM module schematic view. B) METCAP dummy element for implement NEMS cantilever. It can be observed how to release just the cantilever an opening in the encapsulation is defined above it (white square), preventing the releasing of the anchor. C) Elec- trical characterization SET-UP of the cantilever switch. SMU1 and 2 are the two Source-Measurement-Units corresponding to B1500A semiconductor analyzer used for the electrical characterization. ..... 112
5.7 A) SEM Image of a cantilever Switch. (METCAP layer has been coloured for easy recognition). B) SEM Image of A-B FIB Cross section. C) Zoom to show the 27 nm gap. ..... 114
5.8 SEM Image of a Semi-Paddle Switch and a schematic of its oper- ation modes at the cross section A-B defined in the SEM image: State A: without actuation voltage, State B: pull-in due to the tor- sional movement of the paddle anchors, State C: pull-in due to the flexural movement of the paddle anchors. ..... 115
5.9 Analytical prediction of the pull-in voltages for 600 nm wide anchor. It can be observed how the voltage difference between states can be fixed choosing a given length ..... 116
5.10 Electrical measurement for different cantilever lengths (width=580nm, thickness 120nm). ..... 118
5.11 Cross section SEM image of a released and stuck $2 \mu \mathrm{~m}$ cantilever after a FIB cut ..... 119
5.12 Electrical measurement after ALD ( $1.5 \mu \mathrm{~m}$ length and 580 nm width) (Just the sweep-up cycles are represented) ..... 119
5.13 Cantilever switch ( $1.5 \mu \mathrm{~m}$ length and 580 nm width) electrical char- acterization after ALD process ( $8 \mathrm{~nm} \mathrm{Al}_{2} \mathrm{O}_{3}$ oxide). The variation in the pull-in and pull-out voltages respect other measured designs is attributed to charge accumulation on the dielectric. ..... 120
5.14 Semi-paddle switch electrical characterization where two different pull-in events can be observed. For each state, finite element simu- lation is shown. ..... 120
5.15 A) Released 2-T M1 switch ( $\mathrm{l}=3.5 \mu \mathrm{~m}$, $\mathrm{w}=100 \mathrm{~nm}, \mathrm{~s}=90 \mathrm{~nm}$, defined on layout.) B) SEM image of a FIB cut before the releasing process. ..... 121
5.16 Switch electrical response with a protection resistance of $25 \mathrm{M} \Omega$ ..... 123
5.17 A)Switch electrical response. B)Switch electrical characterization in different successive cycles. ..... 124
6.1 Nathanson resonant gate device ..... 129
6.2 Comparison of simulated peak current associated with capacitive and MOSFET detections for various beam widths ..... 129
6.3 RGT approaches. A) Out of plane resonant gate transistor and B) in-plane configuration ..... 130
6.4 Resonant body transistor configurations. ..... 131
6.5 A) Top view of a Resonant Gate Transistor based on an polysilicon C.C. Beam configuration. B) A-B RGT Cross section ..... 134
6.6 A)Schematic of the capacitor voltage divider composed of the air gap $\left(C_{\text {air }}\right)$ capacitance and the intrinsic capacitances of the transis- tor $\left(C_{\text {trans }}\right)$. B) simplified electrical equivalent schematic. ..... 135
6.7 Schematic of the RSG-MOSFET in the up-state (A) and pulled-in (B) ..... 136
6.8 Schematic of the coupling between the mechanical and electrical domain coupling in a RGT simulation. ..... 137
6.9 A)Medium frequency small-signal equivalent circuit. B) Effect of a gate potential variation. ..... 140
6.10 Voltage difference acting on the beam. Trapped charges on the oxide have been added ..... 142
6.11 Small signal equivalent model of a RSG-MOSFET(low frequency). ..... 145
6.12 Diagram of the procedure to obtain beam posistion and current at the transistor drain (words in red are unknown variables). ..... 147
6.13 Common MOSFET, fix air gap FET and resonant gate transistor responsen when a voltage sweep is applied to the gate. ..... 147
6.14 A) $I_{D S}-V_{G S}$ RGT response showing two polarization points in order to detect resonance. ..... 149
6.15 A) Schematic of a Resonant gate transistor device using poly1 gate as structural layer. B) A-A' cross-section C) Cross-section of the released beam. D) Zoom of the air gap after the releasing process. ..... 150
6.16 A) Layout of a poly 1 RGT device. B) SEM image of the released device. In the inset a lateral view of the anchor area shows beam curvature due to different height between active and non-active transistor area. ..... 151
6.17 A) Bird's beak in the Coventor model B) First mode shape. ..... 151
6.18 Resonant gate transistor using poly 2 as structural layer. A) Before the releasing process and B ) after been released. ..... 152
6.19 A) Layout of a poly 2 RGT device. B) SEM image of the fabricated device (the images have been coloured for an easy recognition) ..... 153
6.20 Electrical characterization of the unreleased poly 1 transistor ( $\mathrm{W}=8.7$ $\mu \mathrm{m}, \mathrm{L}=0.35 \mu \mathrm{~m})$. A) $I_{D S}-V_{G S}$ response and B) $I_{D S}-V_{D S}$ response. 154
6.21 Set-up used for the measurement of the pinch-off voltage $V_{P}$ vs. $V_{G}$ characteristic. ..... 155
6.22 Electrical $\sqrt{I_{D S}}-V_{S}$ and $V_{P}-V_{G}$ curves for parameter extraction procedure from a RGT transistor as received from the foundry. ..... 155
6.23 Experimental and simulated $I_{D S}-V_{G S}$ curve $\left(V_{D S}=1\right)$. ..... 156
6.24 Experimental and simulated $I_{D S}-V_{D S}$ curves. ..... 157
6.25 $C_{\text {trans }} / C_{o x}-V_{G}$ voltage ..... 157
6.26 Comparison of the RGT response for various gate oxide thickness $\left(t_{o x}=1 n m\right.$ and $\left.t_{o x}=6 n m\right)\left(V_{D S}=1 V\right)$. ..... 159
6.27 Comparison of the RGT response for various gate oxide dielectric constants $\left(V_{D S}=1 V\right)$. ..... 160
6.28 RGT switch A) $I_{D S}-V_{G}$ and B) $\Delta V$ simulation for various air gaps $\left(V_{D S}=1\right)$. ..... 161
$6.29 I_{D S}-V_{G}$ simulation when positive charges are trapped on the gate oxide $\left(\mathrm{VTO}=0.11 \mathrm{~V}, V_{D S}=1 \mathrm{~V}\right)$. ..... 162
6.30 Schematic of the experimental Setup to characterize the device as a switch ..... 164
$6.31 \mathrm{~A}) I_{D S}-V_{G}$ experimental response and inset of the electrical re- sponse between ON and OFF state. ..... 165
6.32 RGT frequency characterization experimental set-up ..... 165
6.33 Poly 1 device electrical characterization for different gate voltages ( $V_{A C}=10 \mathrm{dBm}$ ). ..... 166
6.34 Magnitude and phase frequency response of poly1 RGT device, with $V_{G}=3 \mathrm{~V}+10 \mathrm{dBm}$. ..... 167
7.1 Mechanical switches state of the art (the devices that have a blue color are developed using a top-down approach and the ones in red a bottom-up approach. Our devices have been represented in pink color (the references of the different works are specified in tables 3.3 and 3.3.) ..... 171
7.2 ST releasing process with the proposed 'buried mask' ..... 173

## List of Tables

1.1 Mass sensors summary (l=length of the beam, $\mathrm{d}=$ nanowire diam- eter and t is the structure thickness). ..... 3
2.1 Dirichlet boundary conditions, coefficients, frequency equations and $\beta_{n}$ values for a cantilever and c.c. beam configuration. ..... 12
2.2 Schematic of the parasitic capacitances in a 2 Port configuration. ..... 26
3.1 Rules and results for circuit performance in scaling MOSFET by a factor $\kappa(\kappa>1)$. ..... 36
3.2 Constant field scaling of electrostatic relays $(\kappa>1)$ ..... 52
3.3 MEMS switches state of art 1 ..... 56
3.4 MEMS switches state of art 2 ..... 57
4.1 CMOS-MEMS resonators state of the art. ..... 75
4.2 CMOS-MEMS resonators state of the art. ..... 76
4.3 C.C. beam mass sensitivity for different materials considering equal dimensions $(\mathrm{l}=1 \mu \mathrm{~m}, \mathrm{t}=150 \mathrm{~nm})$. ..... 78
4.4 ST 65 nm technology options. ..... 81
4.5 ST 65 nm design rules ..... 83
4.6 Metals and poly minimum dimensions (Note that the minimum gap cannot be always defined as it depends on the width of the driver and beam. More details are given in table 4.5). ..... 83
4.7 Reactive Ion Etching specifications. ..... 86
4.8 M6 C.C. Beam dimensions (see figure 4.15) ..... 90
4.9 M6 C.C. Beam dimensions ..... 92
4.10 Layout and experimental polysilicon devices dimensions of the de- signs showed in figure 4.24 A ) and B ). ..... 97
4.11 Fabricated devices using ST 65nm CMOS technology. ..... 99
4.12 Electrical model parameter for poly and M 1 resonator. $\left(V_{A C}=0\right.$ $\mathrm{dBm}, V_{D C-p o l y}=20 \mathrm{~V}, V_{D C-M 1}=15 \mathrm{~V}$ and $\left.\mathrm{Q}=100\right)$. ..... 102
4.13 Minimum dimension CMOS-MEMS State of the Art. ..... 104
5.1 Top down switches state of the art. Special attention has been taken to those works that try to minimize switches area and co-integrate them with CMOS (* limit of the experimental set-up). ..... 121
5.2 Summary of the CMOS-N/MEMS switches sorted by increasing pull-in voltages (* limit of the experimental set-up). ..... 126
6.1 Resonant Gate Transistor State of the Art ..... 133
6.2 Poly1 resonant gate transistor dimensions. ..... 151
6.3 Poly2 RGT Dimensions ..... 153
6.4 Poly1 resonant gate transistor snap-in voltages for different air gaps ..... 161
6.5 Effect of gate oxide trapped charges in a NMOS transistor ..... 162
6.6 Simulation results summary. ..... 163
6.7 Calculated $I_{D S}$ current values, using the measured frequency response. 167

## Abbreviations

MEMS Micro Electro-Mechanical System
NEMS Nano Electro-Mechanical System
ECAS Electronica Circuits And Systems group (UAB)
MiCs Micro Chemical systems
MiBs Micro Biological systems
IC Iintegrated Circuit
CMOS Complementary Metal Oxide Semiconductor
RF Radio Frequency
CNT Carbon NanoTube
SoC System on Chip
FEM Finite Element Method
BEOL Back End Of Line
FEOL Front End Of Line
ROM Reduce Order Method
PDE Partial Differential Equation
ODE Ordinary Differential Equation
DRIE Deep Reactive Ion Etching
SOI Silicon On Insulator
FET Field Effect Transistor
MIM Metal Insulator Metal
RIE Reactive Ion Etching
FIB Focused Ion Beam
SEM Scanning Electron Microscope
VHF Very High Frequency

## Chapter 1

## Introduction

### 1.1 Introduction

Microelectromechanicals systems (MEMS) have extended the benefits of Moore's law [1] beyond the electrical domain, producing a (r)evolution in sensing applications. The measurement of femtometer displacement [2], forces in the atto scale [3], mass sensors with single atom resolution [4] [5] or sub-single charge [6] is now a reality. All these achievements come from the miniaturization of MEMS dimensions to the nanoscale (NEMS) and it have had a deep impact in chemical, biomedical or environment field since many physical and chemical processes can now be monitored with an unprecedented resolution.

MEMS can be defined as a micro scale or smaller device that operates mainly via a mechanical or electromechanical means. In these devices a transduction method between mechanical magnitudes and electrical magnitudes (electromechanical transduction) is always presented (figure $1.1[7]$ ) in order to induce and/or the detect the motion of its moving parts. They are used in a very wide range of applications (inkjet, microphones, optical devices, inertial sensors, pressure sensors, radio frequency (RF) resonators, RF switch, Lab on Chip, drug delivery systems, optical switches or microspectrometers [8]) thanks to its:

- Batch fabrication capability. Process originally developed for the integrated circuit technology can be used to create and process thousand of identical MEMS devices in a single wafer, making them economical. The parallelism between IC industry and MEMS is so deep that foundries that can not afford the latest CMOS technology nodes are converted to MEMS fabrication centers.
- The possibility to add new functionalities to integrated circuits thanks to the integration of sensors (vibration [9], temperature [10], pressure [11], liquids [12], gases [13]) or actuator (acting upon a sensed signal) on the same substrate. This suppose an added value to integrated circuit industry.
- The reduction of systems size where the use of macroscopic devices like oscillators or accelerometers (piezoelectric devices and quarz oscillators, respectively) prevented further systems miniaturization [14] [15].


Figure 1.1: Schematic representation of an electromechanical system (extracted from [7]).

As transistors, MEMS devices also benefits of scaling but extend the benefits of size reduction in terms of: speed as higher frequencies can be reached if the dimensions of the resonator are reduced or faster response sensor can be developed. Power consumption and the actuation energy is reduced too and small quantities of energy can be sensed. More complex systems and bigger integration density
can be reached adding more functionalities in a given area. But it is in the field of sensing, that MEMS devices are playing a 'crucial role'. In fact, and due to new properties emerging at the nanoscale, nanomechanical resonators allow to access a host of new physics and promise to revolutionize many sensor applications. For instance as mass sensor, where the miniaturization of the NEMS devices has made possible to reach atomic mass resolution. Resonant mass sensors operate by providing a frequency shift that is directly proportional to the inertial mass of the molecules accreted upon them. As it can be observed in expression 1.1 the ultimate limit on these sensors mass resolution $(\Delta M)$ is fixed by the structure effective mass ( $m_{e f f}$ ) and resonant frequency $\left(f_{n}\right)$ [16] (assuming that an accreted mass on the beam does not produce any change in the spring constant):

$$
\begin{equation*}
\Delta M=S_{m} \Delta f_{n} \approx-\left[\frac{2 m_{e f f}}{f_{n}}\right] \Delta f_{n} \tag{1.1}
\end{equation*}
$$

Reducing the resonators dimensions, higher resonant frequencies are reached $\left(f_{n}\right)$ and a lower effective masses ( $m_{e f f}$ ) are obtained, as a consequence better mass resolution is obtained. In table 1.1 some of the state of the art mass sensors based on resonant structures are shown. Their sensitivity $\left(S_{m}\right)$ is specified as it is the parameter that indicates the amount of mass necessary to shift the resonant frequency 1 Hz . Therefore as lower is the sensitivity better is the sensor

| Material | Dimensions | Sensitivity $\left(S_{m}\right)$ |
| :---: | :---: | :---: |
| Carbon Nanotube <br> [Jensen08] [4] | $\mathrm{l}=205 \mathrm{~nm}, \mathrm{~d}=1.78 \mathrm{~nm}$ | $0.01 \mathrm{yg} / \mathrm{Hz}$ |
| Carbon Nanotube <br> [Lassagne08] [17] | $\mathrm{l}=900 \mathrm{~nm}, \mathrm{~d}=1 \mathrm{~nm}$ | $0.09 \mathrm{yg} / \mathrm{Hz}$ |
| Silicon Nanowire <br> [He08] [18] | $\mathrm{l}=1.8 \mu \mathrm{~m}, \mathrm{~d}=30 \mathrm{~nm}$ | $0.06 \mathrm{zg} / \mathrm{Hz}$ |
| Silicon Carbide <br> Nanowire <br> [Naik09] [19] | $\mathrm{l}=1.7 \mu \mathrm{~m}, \mathrm{t}=100 \mathrm{~nm}$ | $0.08 \mathrm{zg} / \mathrm{Hz}$ |
| Aluminum <br> [Verd07] [20] | $\mathrm{l}=10 \mu \mathrm{~m}, \mathrm{t}=750 \mathrm{~nm}$ | $0.90 \mathrm{ag} / \mathrm{Hz}$ |

Table 1.1: Mass sensors summary ( $\mathrm{l}=$ length of the beam, $\mathrm{d}=$ nanowire diameter and t is the structure thickness).

It can be easily appreciated how the mass sensitivity is improved as long as the structures are scaled. Carbon Nanotubes (CNT) are the devices with the smallest dimensions (and better sensitivity), followed by silicon nanowires and finally a mass sensor developed using a CMOS-MEMS approach.

These minimum dimensions structures, with lower $S_{m}$ value, are obtained at an expense of a difficult, dedicated and non-reproducible fabrication process. Moreover, all these advantages due to size reduction have one main drawback: displacement detection. As the dimensions are reduced smaller displacement is produced under movement and the output signals generated by the different transduction methods are lower, being easily masked by parasitic effects.

The aim of this thesis is contribute to obtain the smaller NEMS resonator using a CMOS-MEMS approach, in order to reach the sensing limits that nanoscale shows. CMOS-MEMS has the added value of a robust fabrication process, reduction of parasitic capacitances and allows its integration with additional circuitry without any additional effort.

The present Ph. D dissertation has been written in the core of the Department of Electronic Engineering of the Universidad Autonoma de Barcelona at the ECAS (Electronic Circuits and Systems) group. The group is led by Prof. Nuria Barniol and their research framework is based on the development of MEMS systems for sensing and signal processing. The know-how acquired in the integration of MEMS resonator in CMOS technologies by the ECAS group has been taking as the starting point of this PhD thesis work.

### 1.2 Scope of the Thesis

The objective of this thesis is to develop the smallest NEMS structures following an intra CMOS-MEMS approach, that ensures an easy integration of the new NEMS devices with CMOS circuitry and providing competitive performance
as mass sensor. The fabricated devices could be used, in a future application, as the basis of a mass-sensor. In order to obtain this nano scaled structures:

- A small pitch CMOS technology, ST 65 nm , will be studied and different structures will be defines using its available layers. Two are the challenges to be solved:
A) A new post CMOS releasing process will have to be developed in order to release the structure defined in this new CMOS technology node.
B) As it was mentioned in the introduction, the miniaturization of the devices will have a deep impact on the generated output signals. The feasibility of a capacitive transduction will be studied in these minimum dimensions devices. As an alternative to this transduction, the implementation of a resonant gate transduction scheme following a CMOS-MEMS approach will be studied and implemented.

The mass sensing principle of mass sensor based on MEMS consists in measuring the resonance frequency shift of the MEMS device due to an accreted mass, as it was mentioned before. In system-on-chip application not only the integration of the signal conditioning circuitry (pre-amplifier) is necessary, also the electronics for driving the resonator at resonance and continuously tracking its resonant frequency need to be integrated. As a result analog active feed back loop circuitry need to be designed [21].

- As an alternative to the analog frequency tracking scheme configuration, we study the feasibility to implement an oscillator composed exclusively by mechanical switches based on the well known ring oscillator configuration. It will consist in an inverter configuration based on mechanical switches with a passive feedback loop. For an accurate $V_{D D}$ voltage value, the system will be driven to auto-oscillate. Every time that one of the mechanical switches are brought into contact with the output a falling or rising
edge is obtained and as a consequence a digital output signal (a periodic square voltage)is obtained. Note that using this configuration a successful transduction is guaranteed (the output signal will be $V_{D D}$ or zero) at a fixed oscillation frequency. In order to implement this new configuration:
C) A model to simulate the mechanical ring oscillator behavior will be developed in order to study the conditions to obtain an stable periodic response.
D) Different mechanical switches will be implemented in different CMOS technologies using an intra-CMOS MEMS approach to check if the conditions to implement a mechanical ring oscillator are satisfied. Again its dimensions will try to be minimized in order to obtain low operating voltages and high sensitivity in its future application as mass sensor.


### 1.3 Research Framework

In the development of this PhD thesis I have been involved in two national projects:

- 'NEMS/MEMS in submicrometric CMOS technologies for RF SYStems and novel applications (NEMESYS)' (Ref:TEC2009-9008)
- 'Dispositivos nanoelectromecanicos (NEMS) integrados en CMOS: exploracion de las propiedades no lineales de los resonadores NEMS en aplicaciones logicas y sensores (NEMS-in-CMOS)'(Ref:TEC2012-32677)

Additionally the work developed during the PhD was granted with one GICSERV project (2010-2012) developed at the Institut de Microelectronica de BarcelonaCentro Nacional de Microelectronica (IMB-CNM) called 'Fabricacion de elementos resonantes NEMS en tecnología CMOS de 65 nm ' whose aim was to develop a postCMOS releasing process in ST 65nm CMOS technology.

### 1.4 Thesis outline

After this introduction chapter, the thesis has six additional chapters and 2 appendixes:

Chapter 2 describes the main theory of beam resonators with electrostatic transduction and capacitive read-out.

Chapter 3 is focused on the mechanical switches theory. In addition the ring oscillator theory and simulations are presented. The conditions to obtain a stable periodic response will be established.

Chapter 4 is focused on the fabrication process of N/MEMS structures in ST 65 nm commercial CMOS technology. In this chapter the state of the art of CMOSMEMS will be establish. Then ST Microelectronics 65nm commercial CMOS technologies will be described and a detailed description of the post-CMOS releasing process of STM 65 nm technology will be exposed. Additionally resonator developed in the different available layers will be described.

Chapter 5 shows the experimental results of the mechanical switches developed using three diferent approaches: Switches based on AMS $0.35 \mu \mathrm{~m}$ back-end metal layer, switches based on AMS $0.35 \mu \mathrm{~m}$ capacitive MIM module and ST 65 nm copper back-end metal layer.

Chapter 6 is dedicated to resonant gate transistor transduction method. First of all, a model based on mass spring dash model and EKV transistor model will be presented. Next polysilicon resonators using AMS $0.35 \mu \mathrm{~m}$ will be designed and electrically characterized. Its application as switch and resonator will be studied.

Chapter 7 is a summary of the scientific contributions of this work. It is intended to recapitulate the achievements of this thesis, as well as to give some perspectives on the continuation of this work.

Annex A shows the semi-analytical limit cycle calculation of the ring oscillator configuration.

Annex B presents the different chips that have been designed during this thesis.

## Chapter 2

## CMOS-MEMS resonators basis

> In this chapter the theoretical basis of beam resonators with electrostatic actuation and capacitive read-out will be presented. In addition the working principle of mass sensors based on resonators will be presented.

### 2.1 MEMS resonators mechanical model

In this section Euler-Bernoulli equation, that models the dynamic response of MEMS devices, will be presented and solved in order to obtain the natural frequencies of the beam. Right after, a lumped model will be presented (mass-spring-dash) to model the position of a single point of the beam.

### 2.1.1 Euler-Bernoulli equation

The dynamic response of MEMS devices under movement can be modeled by the theory of elasticity. It will be assumed that the MEMS are built of an homogeneous and isotropic elastic material that elastically deforms when a force is applied to
it, recovering its original shape. We will assume that this condition is satisfied for small displacement.

With these conditions, and under the assumptions enumerated below, the movement of a cross-section beam can be modeled by Euler-Bernoulli equation 2.1 [22]:

- The beam is subject to pure deflection only (no additional shear or axial force is considered). Transverse deflections do not result in axial torsion or rotational shear forces.
- There is no friction and losses at movement.
- Under bending, cross section remains planar.
- The bending moment is constant or varies slowly.


| Parameter | Symbol |
| :---: | :---: |
| Length | l |
| Width | w |
| Thickness | t |
| Cross-section Area | $\mathrm{A}=\mathrm{w}, \mathrm{t}$ |
| Density | p |
| Mass | M |
| Moment of Inertia | l |
| Young's coefficient | E |
| Distributed load | $\mathrm{p}(\mathrm{x}, \mathrm{t})$ |
| Deflection | $\mathrm{u}(\mathrm{x}, \mathrm{t})$ |

Figure 2.1: Geometry of a squared cross-section beam under consideration. In the table the cantilever main parameters are shown.

$$
\begin{equation*}
E I(x) \frac{\partial^{4} u(x, t)}{\partial x^{4}}+\rho A(x) \frac{\partial^{2} u(x, t)}{\partial t^{2}}=0 \tag{2.1}
\end{equation*}
$$

To find the eigenfunctions or natural modes together with the corresponding eigenvalues or natural frequencies, the homogeneous equation 2.1 is solved by employing a separation of variables approach. Assuming that $u(x, t)=\phi(x) z(t)$ :

$$
\begin{equation*}
\frac{\phi^{i v}(x)}{\phi(x)}=-\frac{\rho A}{E I} \frac{\ddot{z}(t)}{z(t)} \tag{2.2}
\end{equation*}
$$

with $\phi^{i v}(x)=\frac{d^{4} \phi}{d x^{4}}$. Note that each side of the equation depends on a different independent variable. Consequently, they must both be equal to a constant, $\beta^{4}$, which allows to split the partial different equation into two ordinary differential equations

$$
\left\{\begin{array}{l}
\phi^{i v}(x)-\beta^{4} \phi(x)=0  \tag{2.3}\\
\ddot{z}(t)+\omega^{2} z(t)=0
\end{array}\right.
$$

where $\omega^{2}$, angular frequency, is given by:

$$
\begin{equation*}
\omega^{2}=\frac{\beta^{4} E I}{\rho A} \tag{2.4}
\end{equation*}
$$

Note that the top equation in 2.3 determines the shape that the cantilever takes while is vibrating, while the bottom equation determines the time-varying amplitude of the vibrations. Six initial conditions are required to solve 2.3. Two of them, $\mathrm{z}(0)$ and $\dot{z}(0)$, can be arbitrary chosen. However, a simple analysis shows that

$$
\begin{equation*}
z(t)=\operatorname{acos}(\omega t+\varphi) \tag{2.5}
\end{equation*}
$$

where $\varphi=\arccos (z(0 / a))$ and $a=\sqrt{(z(0))^{2}+(\dot{z}(0) / \omega)^{2}}$. Clearly, $\omega$ (see equation 2.4) determines the natural frequency of oscillation associated with the shape $\phi(x)$. The general solution of $\phi(x)$ can be expressed as a sum of trigonometric functions:

$$
\begin{equation*}
\phi(x)=A_{n} \sin (\beta x)+B_{n} \cos (\beta x)+C_{n} \sinh (\beta x)+D_{n} \cosh (\beta x) \tag{2.6}
\end{equation*}
$$

In order to obtain the values of $A_{n}, B_{n}, C_{n}$ and $D_{n}$ the Dirichlet boundary conditions need to be established, depending on the beam configuration. In table 2.1 , the Dirichet boundary conditions and the values of these parameters are shown for a cantilever and C.C.Beam configuration.

|  | Cantilever |
| :---: | :---: |

Table 2.1: Dirichlet boundary conditions, coefficients, frequency equations and $\beta_{n}$ values for a cantilever and c.c. beam configuration.

In both cases, the two equations, that fixes the ration $A_{n} / B_{n}$ can be combined (frequency equation row in table 2.1), obtaining a transcendental equation whose numerical solutions will fix the natural modes of the beam (last row of table 2.1 shows the first three values for both configurations). Consequently expression 2.3 has countably many solutions of the form (assuming $D_{n}=1, B_{n}=1$ ):

$$
\begin{equation*}
z_{n}(t)=a_{n} \cdot \cos \left(\omega_{n} t+\varphi_{n}\right) \tag{2.7}
\end{equation*}
$$

$$
\begin{align*}
& \phi_{n}(x)=\cosh \left(\beta_{n} x\right)-\cos \left(\beta_{n} x\right)-\frac{\cosh \left(\beta_{n} l\right)+\cos \left(\beta_{n} l\right)}{\sinh \left(\beta_{n} l\right)+\sin \left(\beta_{n} l\right)}\left(\sinh \left(\beta_{n} x\right)-\sin \left(\beta_{n} x\right)\right) \\
& \phi_{n}(x)=\cos \left(\beta_{n} x\right)-\cosh \left(\beta_{n} x\right)-\frac{\sin \left(\beta_{n} l\right)+\sinh \left(\beta_{n} l\right)}{\cos \left(\beta_{n} l\right)-\cosh \left(\beta_{n} l\right)}\left(\sin \left(\beta_{n} x\right)-\sinh \left(\beta_{n} x\right)\right) \tag{2.9}
\end{align*}
$$

( 2.8 for a cantilever and 2.9 for a c.c. beam) where $\omega_{n}, \beta_{n} a_{n}$ and $\varphi_{n}$ are related as equations 2.5 and 2.4 show. The first three modes shape functions for both configurations are shown in figure 2.2.


Figure 2.2: First three modes shapes for a A)cantilever and B) C.C. Beam.

Note from the linearity of the differential operator that the complete solution of equation $2.1, u(x, t)$, is given by

$$
\begin{equation*}
u(x, t)=\sum_{n=0}^{\infty} \phi_{n}(x) z_{n}(t) \tag{2.10}
\end{equation*}
$$

The mode shape functions satisfy the next two conditions:

$$
\begin{equation*}
\int_{0}^{l} \phi_{i}(x) \phi_{j}(x) d x=0 \tag{2.11}
\end{equation*}
$$

$$
\begin{equation*}
\int_{0}^{l}\left[\phi_{i}(x)\right]^{2} d x=l \tag{2.12}
\end{equation*}
$$

The second property (2.12) is imposed in order to have a solution uniquely determined. These properties are the basis of the Galerkin method. Galerkin method is a reduced order method (ROM) (based on domain [23]),that basically consists on approximate a coupled sets of partial differential equations (PDEs) by a small set of ordinary differential equations (ODEs). In order to do it [24]:

- The solution of the original problem can be expressed as a linear combination of a limited set of basis functions (normally the eigenmodes of the structure).
- Projecting the PDEs on this set of basis functions (Galenkin projection) a set of ODEs are obtained whose unknowns are the coefficients of the linear combination.

The dynamic behavior of a mechanical switch will be studied using this method in section 3.6.

Finally, knowing that the moment of inertia of a rectangular cross section beam is given by equation 2.13, a general expression can be obtained for the natural resonant frequencies of beams (equation 2.14), substituting 2.13 in expression 2.4.

$$
\begin{gather*}
I=\left(t w^{3}\right) / 12  \tag{2.13}\\
f_{n}=\frac{\left(\beta_{n} l\right)^{2}}{2 \pi} \frac{w}{l^{2}} \sqrt{\frac{E}{12 \rho}} \tag{2.14}
\end{gather*}
$$

### 2.1.2 Mass-spring-dash model

A lumped model can be developed if just the movement of the maximum displacement point is modeled (in a cantilever, the free extreme point and the central point
in a c.c.beam configuraton). An effective mass is associated to this point that is attached to a spring fixed in the other extreme (see figure 2.3). A non conservative system is supposed and losses are modeled by a damping factor.


Figure 2.3: Mass-spring model with damping.

In this system, the equation of motion is given by:

$$
\begin{equation*}
m_{e f f} \ddot{x}+D \dot{x}+k x=F_{E} \tag{2.15}
\end{equation*}
$$

where $m_{\text {eff }}$ is the effective mass associated to the beam, $k$ the effective spring constant, D is the damping coefficient and $F_{E}$ is the external force acting on the mass.

The value of the effective mass and spring constant depend on the resonant mode. It seems intuitively that in a c.c. beam configuration the second mode spring constant value is bigger than the value of the first mode, as the structures moves less than in the fundamental mode. This argument can be applied to effective mass too. The effective mass can be smaller than the physical mass of a given structure if just a small portion of it is moving.

The effective mass value of a structure resonating in one of its mode shapes is given by [8]:

$$
\begin{equation*}
m_{e f f}=\int \rho\left|\phi_{n}^{2}(x)\right| d x \tag{2.16}
\end{equation*}
$$

where $\rho$ is the mass density and $\phi_{n}$ the mode shape (see equations 2.8, 2.9 and table 2.1 for cantilever and c.c. beam configurations). For example, in the case of a cantilever resonating at one of its modes:

$$
\begin{equation*}
m_{e f f}^{c}=\int \rho\left|\phi_{n}^{2}(x)\right| d x=\rho w t \int_{0}^{l}\left[\frac{\phi_{n}(x)}{\phi_{n}(l)}\right]^{2} d x=\frac{3 \rho w l t}{\left(\beta_{n} l\right)^{4}} \tag{2.17}
\end{equation*}
$$

where $\phi_{n}(x)$ is given by equation 2.8 (note how its value has been normalized requiring that the maximum of the mode shape is one). Note how its value depends on the eigenvalues of each resonant mode.

Following this procedure the effective mass of a c.c. beam can be obtained:

$$
\begin{equation*}
m_{e f f}^{c c}=\frac{192 \rho w l t}{\left(\beta_{n} l\right)^{4}} \tag{2.18}
\end{equation*}
$$

With the effective mass and the resonance frequency known, the effective spring constant is obtained form (where $\omega_{n}=2 \pi f_{n}, f_{n}$ given by expression 2.14 ):

$$
\begin{equation*}
\omega_{n}^{2}=\frac{k}{m_{e f f}} \tag{2.19}
\end{equation*}
$$

The values of the effective spring constant for a cantilever (equation 2.20) and c.c. beam (equation 2.21) configuration with a constant cross section (in-plane movement):

$$
\begin{gather*}
k=\frac{3 E I}{l^{3}}=\frac{E}{4} t\left(\frac{w}{l}\right)^{3}  \tag{2.20}\\
k=\frac{192 E I}{l^{3}}=16 E t\left(\frac{w}{l}\right)^{3} \tag{2.21}
\end{gather*}
$$

where I is the moment of inertia of a rectangular cross section beam (expression 2.13).

The damped equation 2.15 can be expressed in terms of the resonant frequency:

$$
\begin{equation*}
\ddot{x}+2 \zeta \omega_{o} \dot{x}+\omega_{o}^{2} x=0 \tag{2.22}
\end{equation*}
$$

where $\zeta=D / 2 m_{e f f} \omega_{o}$.

For $0 \leq \zeta<1$ the system is underdamped and its response to a perturbation will be an oscillation at the natural damped frequency $w_{d}$, which is a function of the natural frequency and the damping ratio (expression 2.24). Note how the amplitude of the oscillation is fixed by the losses of the system ( $\zeta$ ).

$$
\begin{equation*}
x(t)=e^{-\zeta \omega_{o} t}\left(A \cos \left(\omega_{d} t\right)+B \sin \left(\omega_{d} t\right)\right) \tag{2.23}
\end{equation*}
$$

where

$$
\begin{equation*}
\omega_{d}=\omega_{o} \sqrt{1-\zeta^{2}} \tag{2.24}
\end{equation*}
$$

For an underdamped system the damping factor can be approximated to:

$$
\begin{equation*}
\zeta=\frac{1}{2 Q} \tag{2.25}
\end{equation*}
$$

being Q the quality factor (ratio between the total system energy and the average energy loss in one radian at resonance frequency).

Taking the Laplace transform of equation 2.22, we can obtain the transfer function of the system.

$$
\begin{equation*}
H(s)=\frac{1 / m_{e f f}}{s^{2}+\left(\omega_{o} / Q\right) s+\omega_{o}^{2}} \tag{2.26}
\end{equation*}
$$

In figure 2.4 its frequency response is represented. It can be observed how a resonant peak appears at $\omega_{d}$ (which is $\omega_{d} \cong \omega_{o}$ due to the small values of $\zeta$ ) an how its amplitude increase as Q has a bigger value.


Figure 2.4: Frequency response for different quality factors (Q) $\left(m_{e f f}=\omega_{o}=\right.$ $1)$.

The quality factor of the system can be obtained experimentally from the magnitude and phase frequency response. In the magnitude response, the quality factor is the ratio between the center frequency of the peak $\left(f_{o}\right)$ and the bandwidth (BW) which is the frequency interval at which the output power has dropped to half of its mid-band value (see expression 2.27)

$$
\begin{equation*}
Q=\frac{f_{o}}{B W_{3 d B}} \tag{2.27}
\end{equation*}
$$

The Q can be obtained form the phase magnitude too:

$$
\begin{equation*}
Q=f_{o} \frac{\pi}{360} \frac{\partial \phi}{\partial f} \tag{2.28}
\end{equation*}
$$

being $\frac{\partial \phi}{\partial f}$ the phase slope of the graph at the resonance frequency.
The response of the system (equation 2.15) (in a steady state) when it is excited with a sinusoidal force $F_{E}=A_{c} \sin (\omega t)$ is given by expression:

$$
\begin{equation*}
x(t)=\frac{A_{c} / m_{e f f}}{\sqrt{\left(\omega_{o}^{2}-\omega^{2}\right)^{2}+\frac{\omega \omega_{o}}{Q}}} \sin (\omega t+\theta) \tag{2.29}
\end{equation*}
$$

It shows how a sinusoidal solution will be found whose amplitude will be maximum for an excitation signal equal to the structure resonant frequency $\left(\omega=\omega_{o}\right)$. In addition, it can be observed how the Q factor will fix the maximum amplitude.

### 2.2 Transduction between mechanical and electrical domain

### 2.2.1 Introduction

A key element on MEMS design is how to transform a voltage or current into a force in order to induce movement in the micromechanical structure and how to turn its movement into an electrical output signal that can be processed by the circuitry. This coupling between the electrical and mechanical domain is performed by the transduction methods used in the readout and excitation schemes (figure 1.1).

Excitation schemes based on electrothermal [25], magnetive [26], piezoelectric [27] or electrostatic [28] schemes have been successfully implemented. On the other hand, the movement of the structures has also been detected thanks to optical [29], piezoresistive [30], piezoelectric [31],capacitive [27] or based on solid state devices [32] [33] transduction methods.

However as the dimensions of the MEMS structures are scaled to nanometer range the actuation and detection of their sub-nanometer displacements at high frequencies is becoming one of the most important challenges.

In this section we will focus on the electrostatic excitation and capacitive readout, as they show an easy simple principle, fabrication and implementation using a CMOS approach.

### 2.2.2 Electrostatic actuation

In order to apply an electrostatic force to excite the structure $\left(F_{E}\right)$ (see equation 2.15) and induce its movement, a fixed electrode (driver) is placed at one side of the resonator (for an in-plane movement) at a distance s (actuation gap).


Figure 2.5: Schematic view of a two ports c.c beam configuration with electrostatic actuation and capacitive readout.

At movement the driver and the beam forms a variable capacitor that depends on the gap and the position of the beam:

$$
\begin{equation*}
C=\frac{\varepsilon l t}{s-x}=C_{o} \frac{s}{s-x} \tag{2.30}
\end{equation*}
$$

where $C_{o}=\varepsilon A / s$ is the capacitance with zero displacement, being A the coupling area $(\mathrm{A}=l \cdot w$, for an in-plane configuration and $\mathrm{A}=l \cdot t$ for an out-of-plane configuration) and $\varepsilon$ the permittivity of the medium. Applying a time-varying voltage difference $\Delta V_{i n}$ across this variable capacitor C , generates an input electrostatic force $F_{E}$ that can be obtained from the energy stored in the capacitor:

$$
\begin{align*}
F_{E} & =-\frac{d W}{d x}=-\frac{\partial}{\partial x}\left(\frac{1}{2} C \Delta V_{i n}^{2}\right)= \\
& =-\frac{1}{2} \Delta V_{i n}^{2} \frac{\partial C}{\partial x}=-\frac{1}{2} \Delta V_{i n}^{2} \frac{\partial}{\partial x}\left(\frac{\varepsilon l t}{s-x}\right)=-\frac{1}{2} \Delta V_{i n}^{2} \frac{\varepsilon A}{(s-x)^{2}} \tag{2.31}
\end{align*}
$$

The negative sign indicates that the force is always attractive. For sufficiently large nominal gaps and small forces, the displacement is much smaller than the gap $(x \ll s)$ and thus $\partial C / \partial x$ can be approximated as a constant whose value is determined by the capacitor dimensions. Doing so yields

$$
\begin{equation*}
\frac{\partial C}{\partial x} \approx \frac{\varepsilon A}{s^{2}}=\frac{C_{o}}{s} \tag{2.32}
\end{equation*}
$$

Taking into account this assumption the excitation force 2.31 when a $V_{D C}$ voltage is applied to the beam and an AC driving voltage $\left(V_{A C}\right)$ is applied to the electrode $\left(\Delta V_{i n}=V_{D C}+V_{A C} \cos (\omega t)\right)$ is given by:

$$
\begin{align*}
F_{E} & =-\frac{1}{2} \Delta V_{i n}^{2} \frac{C_{o}}{s}=-\frac{1}{2} \frac{C_{o}}{s}\left(V_{D C}+V_{A C} \cos (\omega t)\right)^{2}= \\
& =-\frac{1}{2} \frac{C_{o}}{s}\left(V_{D C}^{2}+2 V_{D C} V_{A C} \cos (\omega t)+\frac{1}{2} V_{A C}^{2}+\frac{1}{2} V_{A C}^{2} \cos (2 \omega t)\right) \tag{2.33}
\end{align*}
$$

As it can be observed, the electrostatic excitation force is composed by three component at different frequencies; $0, \omega$ and $2 \omega$. In order to excite movement at $\omega$ (dominant term) the DC voltage has to be much bigger than the AC voltage $V_{D C} \gg V_{A C}$.

When the condition $(x \ll s)$ is not satisfied the capacitance variation at movement can not be considered constant (equation 2.32). For small displacement variation $\frac{\partial C}{\partial x}$ can obtained using Taylor's series approximation as:

$$
\begin{align*}
F_{E} & =-\frac{1}{2} \Delta V_{i n}^{2} \frac{\partial}{\partial x}\left(C_{o} \frac{s}{s-x}\right)= \\
& \approx-\frac{1}{2} \Delta V_{i n}^{2} \frac{C_{o}}{s}\left[1+2\left(\frac{x}{s}\right)+3\left(\frac{x}{s}\right)^{2}+\ldots+(n+1)\left(\frac{x}{s}\right)^{n}\right] \approx  \tag{2.34}\\
& \approx-\frac{1}{2} \Delta V_{i n}^{2} \frac{C_{o}}{2 s}\left[1+2\left(\frac{x}{s}\right)\right]
\end{align*}
$$

For small displacement, just the first two terms can be considered. As it can be observed, there is constant value that just depend on the voltage (in fact is the electrostatic force under the assumption than $\mathrm{x} \ll \mathrm{s}$ (equation 2.33) and other term than depend on the cantilever position ( x ). The electrostatic force acts like a spring in the opposite direction to the elastic recovering force of the beam. This effect, called spring softening, can be modeled defining an effective spring constant $k_{\text {eff }}$ [32]:

$$
\begin{equation*}
k_{e f f}=k-\frac{C_{o}\left\langle\Delta V_{i n}^{2}\right\rangle}{s^{2}} \tag{2.35}
\end{equation*}
$$

Looking at the expression 2.19 it is clear that the spring softening will affect to the resonant frequency too.

$$
\begin{equation*}
f_{o-e f f}=\sqrt{\frac{k_{e f f}}{m_{e f f}}}=f_{o} \sqrt{1-\frac{\left\langle\Delta V_{i n}^{2}\right\rangle C_{o}}{k s^{2}}} \tag{2.36}
\end{equation*}
$$

A lower resonant frequency will be obtained as the voltage is increased.

### 2.2.3 Capacitive Read-out

In order to detect the movement of the resonator capacitive read-out is an attractive solution due to its easy implementation, low noise and zero power consumption. In figure 2.6 the polarization of the beam and the two electrodes are shown, together with the capacitances formed by the different conductive layers.

As it can be observed, the read-out electrode forms two different capacitances: one with the beam $\left(C_{R}\right)$ and another with the excitation electrode $\left(C_{P}\right)$. The capacitance that forms with the beam varies when it is oscillating, generating a current ( $I_{M}$ ):


Figure 2.6: Schematic view of a two ports c.c beam configuration with electrostatic actuation and capacitive readout.

$$
\begin{align*}
& \left.I_{M}=\frac{\partial}{\partial t}(C \cdot V)\right)=V_{D C} \frac{\partial C}{\partial t}=V_{D C} \frac{\partial C}{\partial x} \frac{\partial x}{\partial t} \approx  \tag{2.37}\\
& \quad V_{D C} \frac{\partial C}{\partial x} \frac{\partial x_{o} \sin (\omega t)}{\partial t}=V_{D C} \frac{\partial C}{\partial x} \omega x_{o} \cos (\omega t)
\end{align*}
$$

The motional current depends on the resonance amplitude $\left(x_{o}\right)$, oscillation frequency $(\omega)$, DC voltage $\left(V_{D C}\right)$ and the gradient of the capacitance between the driver and the resonator. In order to estimate the motional current at resonance, the next relations have to be establish first, the amplitude of motion for a given force and the force for a given $V_{A C}$ polarization. This last relation was obtained in equation 2.33 and it is called electromechanical coupling $(\eta)$ :

$$
\begin{equation*}
\frac{F_{E}(\omega)}{V_{A C}}=V_{D C} \frac{\partial C}{\partial x} \approx V_{D C} \frac{C_{o}}{s}=\eta \tag{2.38}
\end{equation*}
$$

Electromechanical coupling fixes how good is the transduction between the mechanical and electrical domain and its value depend on the gap (s), coupling capacitance $\left(C_{o}\right)$ and polarization voltage $\left(V_{D C}\right)$. Now, the relation between the force and the movement need to be established. As a first approximation and at resonance it can be assumed that the displacement is fixed by the quality factor and the spring constant:

$$
\begin{equation*}
x=\frac{Q F}{k} \tag{2.39}
\end{equation*}
$$

The motional current at resonance frequency $\left(\omega_{o}\right)$ can be now estimated form equations 2.37, 2.38 and 2.39 :

$$
\begin{equation*}
I_{M} \approx Q \frac{V_{D C}^{2} V_{A C} \omega_{o} C_{o}^{2}}{k s^{2}} \tag{2.40}
\end{equation*}
$$

However, the current at the read-out current is not composed exclusively by the motional current, as it can be observed on figure 2.6. A parasitic current will appear due to the variation of voltage $V_{A C}$ with time:

$$
\begin{equation*}
I_{P}=\frac{\partial}{\partial t}\left(C_{P} \cdot V\right)=C_{P} \frac{\partial V_{A C}}{\partial t} \tag{2.41}
\end{equation*}
$$

where $C_{p}$ is mainly produced by the fringe capacitance between drivers. Note that total current at the read-out electrode is the sum of the motional and parasitic current:

$$
\begin{equation*}
I_{C}=I_{M}+I_{P} \tag{2.42}
\end{equation*}
$$

That is why is so important to reduce the parasitic current, as it could mask the motional current and the movement of the beam could not be detected. That is the reason for using two drivers instead of just one to excite and read the beam movement. In a one port configuration the parasitic capacitance between the driver and the beam will be the coupling capacitance $\left(C_{o}\right)$ which is much bigger than the parasitic capacitances caused by fringing field.

### 2.3 Electrical model

In order to simulate the MEMS response with the electrical setup (taking into consideration the impedances at its input/output ports) or even with the additional circuitry that can be integrated at its output, an electrical model will be useful. The equivalent circuit using lumped constant element ( Rm Lm Cm ) is show in figure 2.7. The RLC branch models the resonator operating in linear regime and $C_{p}$ the parasitic capacitance that can mask the motional current, as it was showed in the previous section.


Figure 2.7: MEMS Resonator Electrical Model.

To obtain the values of $R_{m}, C_{m}$ and $L_{m}$ the electromechanical coupling (expression 2.38) relates the current with the velocity when it is used in expression 2.37

$$
\begin{equation*}
I_{M}=\eta \frac{\partial x}{\partial t} \tag{2.43}
\end{equation*}
$$

Substituting in the motion equation 2.15 the electromechanical coupling expressions 2.43:

$$
\begin{gather*}
m_{e f f} \frac{d}{d t}\left(\frac{I_{M}}{\eta}\right)+\frac{D}{\eta} I_{o}+\frac{k}{\eta} \int I_{M} d t=\eta V_{A C}  \tag{2.44}\\
\frac{m_{e f f}}{\eta^{2}} \frac{d I_{M}}{d t}+\frac{D}{\eta^{2}} I_{M}+\frac{k}{\eta^{2}} \int I_{M} d t=V_{A C} \tag{2.45}
\end{gather*}
$$

Note that this equation is the one that would be obtained from a RLC circuit doing:

$$
\begin{gather*}
L_{m}=\frac{m_{e f f}}{\eta^{2}}  \tag{2.46}\\
C_{m}=\frac{\eta^{2}}{k}  \tag{2.47}\\
R_{m}=\frac{\sqrt{k m}}{Q \eta^{2}} \tag{2.48}
\end{gather*}
$$

At resonance frequency ( $\omega=\sqrt{1 / L_{m} C_{m}}$ ), the effect of $L_{m}$ and $C_{m}$ are canceled and the branch is reduced to the motional resistance $R_{m}$ which accounts for resonator energy losses.

Once the resonator model has been presented, a deeper study of the final resonator configuration is needed to find the parasitic capacitance value . In figure 2.8 the capacitances of a released beam developed in a commercial CMOS technology (AMS $0.35 \mu \mathrm{~m}$ ) are showed, where each capacitance is specified in table 2.2.

| $C_{p p}$ | Fringe capacitance between PADS |
| :---: | :---: |
| $C_{p c}$ | Fringe capacitance between the cantilever and PADS |
| $C_{d r i}$ | Fringe capacitance between drivers |
| $C_{d c}$ | Capacitance between driver and cantilever $\left(C_{o}\right)$ |
| $C_{d s}$ | Capacitance between drivers and substrate |
| $C_{c s}$ | Capacitance between cantilever and substrate |

Table 2.2: Schematic of the parasitic capacitances in a 2 Port configuration.

It is important to compute their values trying to make sure that they are not going to be big enough to make impossible the electrical read-out ( $I_{M}<I_{P}$ ) and to know their relative position respect the RLC branch, that will fix the motional current. For a two port system in which the resonator is excited through one driver and the readout is performed in another driver electrode, a linear double RLC branch models its electrical response, see figure 2.9 A) [34].

It can be simplified to one simple RLC assuming that the electromechanical coupling coefficients for both drivers are the same $\eta_{n}=\eta_{m}$, as it is shown in figure


Figure 2.8: Parasitic capacitances schematic of a beam implemented in the polysilicon layer of AMS $0.35 \mu \mathrm{~m}$ CMOS technology.
A)



Figure 2.9: Equivalent circuit for a two-port micromechanical resonator showing the transformation to the convenient RLC form. Figure extracted from [34].
2.9 B). The series RLC tank represents the resonator electrical model. Then it is necessary to find the relative position of each of the parasitic capacitances to the RLC Branch. As it is a small signal model the conductive layer with a constant DC Bias are grounded. So finally the model is presented in figure 2.10.


Figure 2.10: Complete electrical model for a 2 terminal resonator.

As the model shows the motional current due to the resonator movement can be masked by the capacitances in parallel with the RLC branch. At resonance $L_{m}$ and $C_{m}$ cancel each other so if the impedance due to the parallel capacitances $Z_{C \|}=1 / j \cdot \omega\left(C_{d r i}+C_{p p}\right)$ is lower than the motional resistance $R_{m}$ the resonance response could be masked. It can be clearly observed how for a given $R_{m}$ value $C_{d r i}$ and $C_{p p}$ need to be minimized in order to obtain a good $I_{m} / I_{p}$ ratio. Again it is highlighted in figure 2.11 , which shows the frequency response of the equivalent electrical circuit (figure 2.10) for increasing values of $C_{P A R}=C_{d r i}+C_{p p}$

$$
\begin{equation*}
\frac{I_{m}}{I_{p}}=\frac{\frac{V_{i n}}{R_{m}}}{\frac{V_{i n}}{Z_{C \|}}}=\frac{1}{R_{m} \omega_{o}\left(C_{d r i}+C_{p p}\right)} \tag{2.49}
\end{equation*}
$$

In addition it can be observed how the anti-resonance peak becomes closer to the resonance frequency, $f_{o}$ (see equation 2.50), lowering the resonance peak and masking the intrinsic mechanical quality factor of the resonator (Q).

$$
\begin{equation*}
f_{p}=f_{o} \sqrt{1+\frac{C_{m}}{C_{p}}} \tag{2.50}
\end{equation*}
$$



Figure 2.11: Effect of the parasitic capacitance on the frequency response of a MEMS resonator with $R m=49.8 M \Omega, L_{m}=41.35 H$ and $C_{m}=1.69 a F$.

To calculate these parasitic capacitances the fringing field effect will be considered. Similarly to the parasitic capacitances in CMOS metal adjacent lines. Coventor simulator is capable to evaluate it and also, it can be determinate using an analytical fringe capacitance model [35].

It is important to remark that using additional circuitry at the MEMS output, the parallel capacitance between PADS $C_{p p}$ is eliminated. Furthermore, the output signal can be processed, amplified and input and output impedance can be matched. In this sense and in order to get a better output signal additional circuitry at the MEMS output could be included,integrated directly from the CMOS technology used [21].

### 2.4 MEMS resonator as a mass sensor

MEMS devices offer many possible principles for the detection of a physical quantity which enables their application as a sensor with often unprecedented sensitivities . Gas sensors, pressure sensors, accelerometers or gyroscopes based on MEMS have become a reality [8].

In our particular case we will take special attention to its application as a mass sensors. Its working principle is not new as it is based on the observed dependence of quartz oscillation frequency on the change in surface mass. It implies that a small change in the resonator mass induces a linear change in the resonance frequency, that can be measured:

$$
\begin{equation*}
\Delta m=C f_{n} \tag{2.51}
\end{equation*}
$$

We assume that the added mass on the beam does not produce any change in the spring constant (for a mass much lower than the mass of the resonator, the stiffness effects can be neglected, and the main contribution corresponds to the deposited mass), so under this assumption, when a punctual mass is added ( $\Delta m$ ) a down shift on the resonance frequency $\left(\Delta f_{n}\right)$ is produced according to equation:

$$
\begin{equation*}
f_{n}-\Delta f_{n}=\frac{1}{2 \pi} \sqrt{\frac{k}{\Delta m+m_{e f f}}} \tag{2.52}
\end{equation*}
$$



Figure 2.12: Schematic diagram of MEMS resonator mass sensing working principle. The added mass down shift the MEMS resonant response.

Looking at equation 2.52, it can be easily appreciated the deep impact that will have in the performance of the sensor the miniaturization of MEMS devices. The reduction of MEMS dimensions translate into a smaller effective mass value (see equations 2.17 and 2.18) and the lower the mass of the resonator, the higher the relative change of mass provoked by the deposition of a determinate mass, and therefore the higher the change in the resonance frequency. In addition, higher
operating frequencies are reached as the MEMS devices are scaled so their resulting absolute frequency shift is larger. The minuscule mass, high operating frequencies and high quality factors (high frequency stability) of NEMS have pushed the limits of detection down to yoctograms range [5].

The most important parameters to characterize the performance of a sensor are its sensitivity and resolution. The IEEE standard dictionary of electrical and electronics defines the sensitivity of any sensor as the ratio of the magnitude of its response to the magnitude of the quantity measured [21]:

$$
\begin{equation*}
S_{m}=\frac{\Delta m}{\Delta f_{n}} \approx-\frac{2 m_{e f f}}{f_{n}} \quad[\mathrm{~kg} / \mathrm{Hz}] \tag{2.53}
\end{equation*}
$$

Additionally, the inverse of the mass sensitivity is called responsivity $\left(R_{m}\right)$ :

$$
\begin{equation*}
R_{m}=\left|\frac{\partial f_{n}}{\partial m}\right| \quad[H z / k g] \tag{2.54}
\end{equation*}
$$

These equations are valid for punctual mass depositions, where the mass is added at the free-end of a cantilever or at the center of a c.c. beam. If the sensitivity is expressed in terms of the resonator dimensions and material properties (substituting effective mass, equations 2.17 and 2.18 , and resonant frequency equation (2.14, in expression 2.54):

$$
\begin{gather*}
S_{m}^{c} \approx 3 \rho \sqrt{\frac{\rho}{E}} l^{3} t  \tag{2.55}\\
S_{m}^{c c} \approx 0.75 \rho \sqrt{\frac{\rho}{E}} l^{3} t \tag{2.56}
\end{gather*}
$$

(where $S_{m}^{c}$ is the mass sensitivity of a cantilever and $S_{m}^{c c}$ for a c.c. beam). Mass sensitivity shows which amount of mass produce a frequency shift of 1 Hz so the lower is its value better is the device as mass sensor. As it can be appreciated in mass sensitivity expressions, if the length of the structure is scaled by a factor $\lambda$
( $l_{S}=1 / \lambda$, being $\lambda>1$ ), the mass sensitivity value is reduced by a factor of $\left(\lambda^{3}\right)$, that is why miniaturization of MEMS devices has improve mass detection significantly, as it was mentioned before. In fact the best mass sensors have been developed using a bottom-up approach thanks to its intrinsic small dimensions.

The mass sensor resolution is the minimum detectable mass $\Delta m_{\text {min }}$. In mass sensors based on nanomechanical resonators, this parameter is determined by the mass sensitivity and the minimum detectable shift of the resonance frequency $\Delta f_{\min }$ :

$$
\begin{equation*}
\Delta m_{\min }=S_{m} \Delta f_{\min } \tag{2.57}
\end{equation*}
$$

Ideally the limit of $\Delta f_{\min }$ is imposed by the resonator thermal noise [16]:

$$
\begin{equation*}
\Delta f_{\min }=\sqrt{\frac{k_{B} T}{E_{C}} \frac{f_{o} B W}{2 \pi Q}} \tag{2.58}
\end{equation*}
$$

where $k_{B}$ is the Boltzmann constant, T the temperature, $E_{C}=m_{\text {eff }} \omega_{o}^{2}<x^{2}>$ is the kinetic energy of the beam at movement, BW is the readout bandwidth, $f_{o}$ the resonant frequency and Q is the quality factor. However in most cases, the readout system noise limits the mass resolution of the sensor system avoiding to achieve the mass resolution set by equation 2.58 .

## Chapter 3

## Micromechanical switches and ring oscillator theory

> Micromechanical switches not only has raised as a solution to the slowing down of CMOS scaling pace according to Moore's law, they are the key element to introduce MEMS device into digital applications, and extrapolate to this domain some of their applications as mass sensing. In this chapter its operation principles and its state of the art of MEMS switches will be established in a first stage. Then a novel oscillator approach built exclusively with mechanical switches will be presented.

### 3.1 Introduction

As it was mentioned in the introduction chapter, to develop an on chip mass sensing system, besides a MEMS device an additional integrated circuitry is necessary to drive the resonator at resonance and continuously track its resonant frequency.

As an alternative, we propose a novel ring oscillator configuration composed exclusively of mechanical switches (see figure 3.1). For large enough $V_{D D}$ bias, the system may start to auto-oscillate, delivering a periodic square voltage at its output, each falling or rising edge corresponding to an impact of one of the switches.

The switches being driven in a dynamic bouncing mode, the oscillation frequency can be shown to be a function of the natural resonance frequency of the mechanical part, as opposed to CMOS ring oscillators where the period of oscillation is governed by electrical delay in the loop. This property of the oscillation frequency can be used for resonant sensing applications. In particular, M/NEMS Ring oscillator may be used as CMOS-less, autonomous resonant sensors, without all the drawbacks associated with the traditional resonant sensing approach relying on an active electronic feedback loop (loop design, MEMS/electronics co-integration, power consumption).

Beside the benefits that the use of mechanical switches as sensing elements provides, there is a growing interest in MEMS switches as an alternative to switches based on transistors, thanks to their energy efficiency. In this next section this point is analyzed.

### 3.1.1 CMOS scaling and power crisis.

Continuous scaling of complementary metal oxide semiconductor (CMOS) devices to the nano scale has been successfully achieved in last decades according to Moore 's law (figure 3.2) [1]. The more an integrated circuit (IC) is scaled the higher is its circuit speed, lower is its power dissipation and higher becomes its integration density [36] (see table 3.1). This is translated into a superior performance and cost reduction per chip.

However the transistor size reduction has been attained at an expense of more complex designs and extremely high level performance requirements. New challenges have come out as technology nodes reach the nanometer scale: lithography limitations, short-channels effects, increasing variability.


Figure 3.1: Schematic representation of a MEMS ring oscillator configuration.

Additionally, as the technology nodes reach the nano scale, the increase in gate and subthreshold leakage current is making almost impossible to continue the same scaling pace than in the past decade and to get energy efficient designs. With each technology node the CMOS supply voltage ( $V_{D D}$ ) and threshold voltage ( $V_{T H}$ ) have been reduced in order to reduce the power consumption, keep the gate overdrive $\left(V_{D D}-V_{T H}\right)$ and therefore keep performance. However the drain to source current in the OFF state ( $V_{G S}<V_{T H}$ ), increases exponentially decreasing $V_{T H}$ (see figure 3.3).

In the OFF state the drain to source current, $I_{D S}$, is mainly produced by the diffusion of carriers (drift component is almost negligible) [37]. This transport mechanism follows a Boltzmann distribution and therefore the current follows and exponential dependence as equation 3.1 shows [38]:


Figure 3.2: CMOS Half pitch evolution. Data extracted from [1].

| Device and Circuit Parameters | Scaling Factor |
| :---: | :---: |
| Device dimension $\left(t_{o x}, \mathrm{~L}, \mathrm{~W}\right)$ | $1 / \kappa$ |
| Doping concentration $\left(N_{B}\right)$ | $\kappa$ |
| Supply Voltage $\left(V_{D D}\right)$ | $1 / \kappa$ |
| Electric field $(\mathrm{E})$ | 1 |
| Transistor Current | $1 / \kappa$ |
| Area(A) | $1 / \kappa^{2}$ |
| Capacitance $\varepsilon A / t_{o x}$ | $1 / \kappa$ |
| Intrinsic delay $\left(\tau \sim C V_{D D} / I\right)$ | $1 / \kappa$ |
| Power dissipation $\left(P \sim I V_{D D}\right)$ | $1 / \kappa^{2}$ |
| Power density $\mathrm{P} / \mathrm{A}$ | 1 |

TABLE 3.1: Rules and results for circuit performance in scaling MOSFET by a factor $\kappa(\kappa>1)$ keeping a constant electric field. Reproduced from [36].

$$
\begin{equation*}
I_{D S} \propto e^{\left(\psi_{s}-2 \phi_{F}\right) / U_{T}} \tag{3.1}
\end{equation*}
$$

where $U_{T}$ is the thermal voltage $\left(\left(k_{B} T / q\right)\right), \phi_{F}$ the fermi level and $\psi_{s}$ the surfaca potential.

In this state, $V_{G S}$ fixes the value of the surface potential by the capacitor divider formed by the depletion $\left(C_{d}\right)$ and oxide capacitance $\left(C_{o x}\right)$ (expression 3.2 ).

$$
\begin{equation*}
\frac{d \psi_{s}}{d V_{G S}}=\frac{C_{o x}}{C_{d e p}+C_{o x}} \tag{3.2}
\end{equation*}
$$



Figure 3.3: $I_{D S}-V_{G S}$ characteristics of a MOSFET.It can be observed how reducing the $V_{T H}$ voltage higher subthreshold currents are obtained

The inverse of the slope in this region is defined as the subthreshold swing $(\mathrm{S})$ and it can be obtained from equation 3.2 and 3.1:

$$
\begin{equation*}
S \equiv\left(\frac{d \log _{10} I_{D S}}{d V_{G S}}\right)^{-1}=\left(\frac{d \log _{10} I_{D S}}{d \psi_{s}} \frac{d \psi_{s}}{d V_{G S}}\right)^{-1}=\ln (10) \frac{k_{B} T}{q}\left(1+\frac{C_{d}}{C_{o x}}\right) \tag{3.3}
\end{equation*}
$$

Ideally an infinite slope ( $\mathrm{S}=0$ ) would be desired, as it would indicate an abrupt change between ON and OFF state and the possibility to reduce the passsive power consumption. However this slope is fundamentally limited to be no less than $60 \mathrm{mV} /$ decade $\left(\left(k_{B} T / q\right) \ln (10)\right.$, at $\left.25^{\circ} \mathrm{C}\right)$ in the ideal case of $C_{d} / C_{o x}=0$ (not satisfied in practice, sub-threshold swing values are typically around $90 \mathrm{mV} /$ decade for bulk CMOS devices [39]).

With the intention of stop the increasing of $I_{O F F}$ current the $V_{T H}$ scaling has slowed down dramatically below 0.3 V [36]. In order to reduce the dynamic energy (proportional to $V_{D D}^{2}$, see equation 3.4) $V_{D D}$ values are scaled too. However, the
leakage energy also imposes a limit in the reduction of $V_{D D}$. Scaling $V_{D D}$ value, $I_{O N}$ is reduced too, as it depends on the overdrive $\left|V_{D D}-V_{T H}\right|$. As a consequence slower response times are got $\left(t_{\text {delay }} \propto \frac{1}{I_{O N}}\right)$ [40]. Moreover the $t_{\text {delay }}$ also affects to the leakage energy (see equation 3.5). So $V_{D D}$ has an optimal value that minimize total energy. Its value has saturated around 1 V from the 130 nm technology node [36].

$$
\begin{gather*}
E_{D} \propto C V_{D D}^{2}  \tag{3.4}\\
P_{S} \propto I_{O F F} V_{D D} t_{\text {delay }} \tag{3.5}
\end{gather*}
$$

In figure 3.4 the evolution in active and passive power consumption is shown and it can be observed how in the 45 nm technology node the leakage power is bigger that the active power for the first time. Additionally, in the right axis, the subthreshold current per micron is shown (at $40^{\circ} \mathrm{C}$ ). In bigger nodes ( 0.25 um ) the leakage current per transistor was $2 \mathrm{nA} / \mu m$. One chip of this node could have ten million transistors per chip, this suppose $20 \mathrm{~mA} / \mu \mathrm{m}$. In the new generation nodes like 45 nm the leakage current has grown exponentially. In 45 nm nanometers the leakage current is $3 \mu \mathrm{~A} / \mu \mathrm{m}$, in these nodes a common chip could have a thousand million of transistors ( $1.10^{9}$ transistors). This means $3.10^{3} \mathrm{~A} / \mu \mathrm{m}$. So it clearly shows the need to solve this problem.

In this direction alternative transistor designs with steeper subthreshold swing have been proposed [1] as double-gate tunnel FET [42] and impact ionization MOSFET [43]. However they still present nonzero $I_{\text {OFF }}$. At this point, the use of mechanical switches appears. This is not a novel idea. Mechanical elements have been used historically for computing. From the simple abacus to the first numerical wheel developed by Pascal in 1642. Its zenith appeared during the second world war when complex mechanical devices were used to codex information [44]. This renewed interest in mechanical elements is due to the advancements in


Figure 3.4: CMOS Half pitch active and leakage power consumption in a 15 mm DIE and Sub-threshold current per micro for different technologies.Data extracted from [41]
planar processing technology over the last decades, particularly the development of surface micromachining processes for microelectromechanical systems (MEMS).

The ideal mechanical switch electrical response is showed in figure 3.5. An abrupt response (ideally infinite slope) between a high current ( $I_{O N}$ ) in the ON state and ideally zero current in the OFF state ( $I_{O F F}$ ) is obtained. This makes the leakage power consumption equals to zero and total power consumption consists only on the active power, so $V_{D D}$ can be further scaled without any effect on the total energy.

### 3.2 Microelectromechanical contact switches

Microelectromechanical contact switches are composed by a mobile structure that is deflected until it reaches physical contact with an electrode, forming a path for the current to flow and changing the state of the devices. So we have two different states: no contact (OFF state) or contact (ON state).

In the OFF state, the current is limited to vacuum tunneling and Brownian motion displacement currents that appear in the physical gap that separates the mobile


Figure 3.5: Solid State transistor and ideal switch electrical response.
structure and the electrode [45]. These currents have low values solving the problem of passive power consumption that traditional CMOS transistors present.

In order to actuate the switches numerous solution have been proposed in order to generate a force that will be able to close the device. Magnetic, thermal, piezoelectric and electrostatic solutions have been proposed [36]. The main drawback in magnetic actuation is that magnetic and ferromagnetic layers are not compatible with Si micromachining processing. Thermal actuation is dismissed because large quantities of power are needed to actuate the switches. On the other hand piezoelectric and electrostatic actuation have raised as promising alternatives. Piezoelectric materials can achieve large displacement and forces with at low energy and its integration for IC applications has been demostrated [46]. However, to be an alternative to CMOS devices they would need to be scaled down to smaller dimensions and improvement in material and manufacturing processes. Due to its compatibility with IC industry (materials and processing techniques), scalability and power consumption, electrostatic actuation has raised as the better solution and numerous works have appeared [47][48][49][50]. Our work will be focus in this actuation method. Respect the contact mechanism more details will be given on the next section.

### 3.2.1 Operational principles

In figure 3.6 a two terminals (2-T) mechanical switch is shown. The mobile structure is a cantilever and the electrode is placed to a distance (s) that will be used to read and excite the contact with the active element. Using this device, the study of the basic operational principles of mechanical switches will be done.


Figure 3.6: Two Terminals Switch Schematic.

In order to deflect the active element into physical contact with the opposing electrode a voltage difference between them is applied. As a consequence of this voltage difference an attractive electrostatic force appears (equation 2.31, assuming small displacement around the equilibrium point). On the other hand, an elastic restoring force will oppose to the displacement of the cantilever in the driver direction $\left(F_{E L A S}=k \cdot x\right.$, where k is given by quation2.20) as it is shown in Figure 3.6. The total force on the mobile structure at voltage $\Delta \mathrm{V}$ and gap s using a sign convention that assigns a positive sign for forces that increase the gap, is:

$$
\begin{equation*}
F_{T O T}=-\frac{\varepsilon A \Delta V^{2}}{2(s-x)^{2}}+k(s-x) \tag{3.6}
\end{equation*}
$$

At a point of equilibrium $F_{T O T}=0$ (we assume that the actuation voltage $\Delta V$ is changing slowly in comparison to mechanical resonance frequency. This allow
for ignoring the inertial effects in the analysis). As the voltage applied across the active element and the electrode is increased, the resulting electrostatic forces are balanced by elastic restoring forces in the active element. While there is not contact between the conductors just a small current due to tunneling effect and brownian motion is observed (state A in Figure 3.7)


Figure 3.7: Schematic of a mechanical switch working principle and electrical response.

As the voltage difference is increased the electrostatic force is balanced by the restoring force until a voltage is reached (Pull-in Voltage $V_{P I}$ ) in which the system become unstable, collapsing the beam with the electrode. In order to determine this point a stability analysis is required. Stability analysis involves perturbing the position slightly and asking whether or not the net force tends to return to the equilibrium position:

$$
\begin{equation*}
\delta F_{T O T}=\left.\frac{\partial F_{T O T}}{\partial x}\right|_{\Delta V} \delta x \quad \delta F_{T O T}=\left(\frac{-\varepsilon A \Delta V^{2}}{(s-x)^{3}}-k\right) \delta x \tag{3.7}
\end{equation*}
$$

If $\delta F_{T O T}$ is positive for positive $\delta x$ then is an unstable equilibrium point, because a small increase creates a force tending to increase it further. If $\delta F_{T O T}$ is negative, then is a stable equilibrium point. So in order to have a stable equilibrium:

$$
\begin{equation*}
k>\frac{-\varepsilon A \Delta V^{2}}{(s-x)^{3}} \tag{3.8}
\end{equation*}
$$

Clearly, since the equilibrium gap decreases with increasing voltage, there will be a specific voltage at which the stability of the equilibrium is lost. This is called the pull-in voltage, $V_{P I}$. At pull-in, there are two equations that must be satisfied:

$$
\begin{gather*}
\sum F=0 \quad \frac{d F}{d x}=0  \tag{3.9}\\
-\frac{\varepsilon A \Delta V^{2}}{2(s-x)^{2}}+k(s-x)=0 \quad k=\frac{-\varepsilon A \Delta V^{2}}{(s-x)^{3}} \tag{3.10}
\end{gather*}
$$

Both conditions are satisfied when $\mathrm{x}=\mathrm{s} / 3$ [22] and the snap-in voltage can be obtained substituting the pull-in displacement in equation 3.7 and isolating the voltage:

$$
\begin{equation*}
V_{P I}=\sqrt{\frac{8 k s^{3}}{27 \varepsilon A}} \tag{3.11}
\end{equation*}
$$

A more accurate result is obtained, in the case of cantilever resonator, when it is assumed that the beam sustains a linear deformation shape deflection when it bends to the the driver electrode instead of assume parallel bend toward the electrode. Under this assumption, the snap-in voltage is given by the next expression [51], and in this case the cantilever collapses when its displacement $x=0.44 \cdot s$ :

$$
\begin{equation*}
V_{P I}=\sqrt{\frac{0.88 k s^{3}}{\varepsilon A}} \tag{3.12}
\end{equation*}
$$

At this point an abrupt current between the two terminal ( $I_{O N}$ ) will appear due to the voltage difference (state B in Figure 3.7). Its value will be fixed by the contact Resistance ( $R_{C O}$ ) between the two conductors (see Contact Resistance section 3.2.2). In this configuration, an increase in the voltage difference will be translate into a bigger current (ohmic behavior will be got (state C in figure 3.7), although it is important to note that this voltage increase will mean a bigger attractive force between the conductors and the value of the contact resistance could vary due to this extra force).

Additionally, It is important to take into account the adhesive contact forces $F_{\text {Ads }}$ that will appear (mainly Van der Waals forces $F_{V D W}$ ) trying to hold the beam stuck. In order to release the structure the voltage difference is reduced until a voltage is reached (Pull out voltage $V_{P O}$ in which the elastic recovery forces overcome the electrostatic and adhesive forces reopening the switch ,breaking the contact between the conductor and reducing the current to $I_{O F F}$ again (State D 3.7).

On the other hand, there are devices whose elastic restoring forces are not big enough to overcome the adhesive forces although the electrical bias is fully removed. These devices operates in a non-volatile way [52], in contrast with other devices that are able to remove the contact (volatile devices [50]). In order to ensure volatile operation high Young modulus materials and large gaps are necessary to obtain large restoring forces $\left(F_{E L A S}=k \cdot x\right.$ where k is given by equation 2.20 for a cantilever beam). In contrast these configurations have large snapin voltages (equation 3.12).

The voltage current response got due to the balance of forces shows an hysteretic behavior,in volatile and non-volatile operation (see figure 3.7), that makes this devices accurate for memory [53] and logic applications [54].

An expanded configuration adds an extra electrode in order to excite and read the electrical contact at different voltages (three terminal switches, 3-T) (see figure 3.8). One electrode (gate) is used to push the beam (source) into contact with the
read electrode (drain). In this way current at contact is fixed by the voltage difference between the beam and the read electrode, preventing the structure damage by high currents. No contact between the excitation electrode (gate) and beam is desired so two different gaps need to be defined $\left(s_{D}<s_{G}\right)$ and the condition $s_{D}<s_{G} / 3$ need to be satisfied, to prevent the pull-in of the beam with the actuation electrode (gate) when the mobile structures is brought into contact with the read electrode (drain). In addition, in this non-pull-in mode, only surface adhesive force causes the hysteretic switching behavior, so the pull-out voltages are expected to be smaller.


Figure 3.8: 3-T switch configuration in equilibrium (A) and at pull-in (B)

Note how using mechanical switches, the trade-off between dynamic and leakage energy as $V_{D D}$ is scaled, disappear. As the zero OFF-state leakage current can be neglected, the energy per operation just depend on the dynamic component, given by the expression [36]:

$$
\begin{equation*}
E_{T O T}=E_{D Y N}=\frac{\varepsilon_{o} A}{s_{G}-s_{D}} V_{D D}^{2} \tag{3.13}
\end{equation*}
$$

A reduction of the value of $V_{D D}$ will now be translated into a lower total energy.

Mechanical switches voltage time response is represented in figure 3.9 when a voltage ramp is applied to the device gate and a capacitance load is connected to the drain (assuming no charge in the initial moment). As it can be seen the
drain voltage ( $V_{\text {DRAIN }}$ ) is null until the pull-in voltage ( 6 V in this particular case) is reached at the input (gate). Then the beam contacts with the read electrode charging the load capacitance to the beam voltage. It is produced after a certain delay composed by two component: switching time $\left(t_{S}\right)$ and the time necessary to charge the capacitance $\left(t_{C H}\right)$. The switching time is the time that takes the beam to travel from its equilibrium position to the read electrode. Its value for inertial limited systems (small damping) is showed in equation 3.14 [8].

$$
\begin{equation*}
t_{S}=\sqrt{\frac{27}{2}} \frac{V_{P I}}{V_{A C T}} \frac{1}{\omega_{o}} \tag{3.14}
\end{equation*}
$$

where $\omega_{o}$ is the fundamental flexural mode angular frequency 2.19 and $V_{A C T}$ the actuation voltage. Equation 3.14 shows how short switching times requires high resonant frequency and high actuation voltages in comparison to the pull-in voltage. Once at contact, the time required to charge the load capacitance is added $\left(t_{C H}\right)$. Its value is given by the RC time constant formed by the load capacitance and the resistance when the contact is produced (expression 3.15 [55] approximation of the rising time of a low pass filter with a single time response constant)

$$
\begin{equation*}
t_{C H} \cong 2.2 \tau=2.2 R C_{L} \tag{3.15}
\end{equation*}
$$

$$
\begin{equation*}
R=R_{C O}+R_{A N C H O R}+R_{C H A N N E L}+R_{\text {DRAIN }} \tag{3.16}
\end{equation*}
$$

The resistance value is mainly fixed by the contact resistance $\left(R_{C O}\right)$ as it has the biggest value. Usually the electrical delay is shorter than the switching time (electrical delay is in the picosecond range while the shortest switching time measured to date its $2.8 \mathrm{~ns}[56])$. The switch keep on in contact until the pull-out voltage is reached in the sweep-down. At this point the beam will be unstuck again, recovering its initial position. The voltage value at the capacitance will be hold if there is no path for the current to discharge it.


Figure 3.9: Mechanical switch voltage time response

### 3.2.2 Contact Resistance

As it was mention before the contact resistance is an important parameter as it fixes the $I_{O N} / I_{O F F}$ ratio, subthreshold swing and switch time response. It is the core of the switch performance and the main drawback of mechanical switches together with reliability issues, at the moment. In fact, the use of mechanical switches in RF application has been hampered by the difficulty to obtain small contact resistance values $(<1 \Omega)[36]$. On the other hand switches designed for memory and logic operation can tolerate higher values.

The contact resistance is defined as the constriction resistance between two conductors at contact (with no contamination film presented in the contact area) and it indicates the facility of the current to flow from the structure to the electrode when the contact is made. It depends on:

- contact force
- surface topology
- electrical resistivity
- hardness
- material properties of the surface at contact

Although the electromechanical switches are designed with a fixed contact area, just a fraction of it is in physical contact when the pull-in is produced. Contact is made by local asperities [36] (see figure 3.10). Each of these asperities will have an associated contact resistance and the total contact resistance will be given by the expression:

$$
\begin{equation*}
\frac{1}{R_{C O}}=\Sigma \frac{1}{R_{i}} \tag{3.17}
\end{equation*}
$$



Figure 3.10: Cross-section of an electromechanical contact. Reproduced from [36]

As it can be easily seen, it will be difficult to predict the asperities present in a given area (surface topology) and how they will interact with the other surface (material properties of surface at contact, and contact forces). That is why, contact resistance is a parameter difficult to predict. Its calculation details are shown in figure 3.11

### 3.3 Applications

Due to the energy advantages that mechanical switches present, its use has been extended to fields which have been traditionally dominated by CMOS circuits.


Figure 3.11: Contact resistance calculation diagram

## a) Logic applications

Since the electrostatic force is quadratic, the switch can be turned on if a sufficiently large positive or negative voltage is applied between source and gate. This allow the same switch structure to be operated equivalently as an NMOS transistor or a PMOS transistor by appropriately biasing the source terminal ( 0 V for NMOS operation and VDD for PMOS operation) and be able to get the inversor configuration (figure 3.12).

In CNEM gates, the pull-in voltage of the NEM relays is required to satisfy the condition $\left|V_{P I}\right|>V_{D D} / 2$ in order to prevent the simultaneous connection of both relays to the output electrode. Using this configuration the basic building block of logic applications (the inverter) is got. In addition, numerous configurations have been proposed that imitate other logic gates


Figure 3.12: A) Complementary NEMS (CNEMS) inverter schematic configuration. B) DC transfer characteristic.
as AND,OR or NAND [36][39][57]. The design of FPGA using these new relays has been proposed too [58].

Their main advantages are:

- In optimized designs, the electrical delay due to several stages can be replaced by a single mechanical delay [59] and more energy efficient designs are obtained. Due to the large ratio between the mechanical and electrical delay, an optimized mechanical switch-based IC design would arrange for all mechanical movement to happen simultaneously. Relay based circuits should consist of single-stage complex gates so the delay per operation is essentially one mechanical delay [60]. Additionally, the reduction of energy per operation allows mechanical switches to obtain a good energy-delay trade-off compared with CMOS transistors. In figure 3.13 a comparison between a CMOS inverter chain and a mechanical switches relay chain is established.

It can be observed how in the mechanical chain the N input signal arrive at the same time, so all the delays switch simultaneously and the total delay of the chain is equal to just one mechanical delay $\left(t_{\text {TOTAL }}=t_{\text {mech-delay }}\right)$. The maximum working frequency will be fixed by the mechanical delay $\left(f_{\max }=1 / t_{\text {switch }}\right)$ In the MOSFET chain the propagation delay is N times the electrical delay of a single stage
A)


B)


Figure 3.13: A) In top image a chain consisting of N mechanical switches in series is shown. In the image at the bottom a CMOS inverter consisting of N inverter stages. B) Simulated energy-performance comparison of MOSFET inverter chain versus relay chain circuits. Reproduced from [60].
$\left(t_{\text {TOTAL }}=N \cdot t_{\text {elec-delay }}\right)$ and its working frequency will be fixed by $\left(\mathrm{f}=1 /\left(t_{d} \cdot l_{d}\right)\right.$, where $l_{d}$ is the logic depth of the critical path, that in a inverter chain configuration will be equal to number of stagesf $=1 /\left(N \cdot t_{d}\right)$. In figure B) it is shown a energy-performance comparison between the mechanical switches and CMOS chain and how a N/MEMS switch technology is more energy efficient than CMOS technology for applications working up to 400 MHz , thanks to the null leakage power that they present.

- Although the individual devices are larger, fewer devices are needed to implement the same logic function getting a significant area reduced. (XOR/XNOR gates can be implemented using only two NEMS transistors) [61].

Its main disadvantage is the reliability that electromechanical switches present. A deep study has to be done in order to ensure that the device can stand enough cycles of operation. Another disadvantage is that the mechanical switches can not be so easily integrated with CMOS circuits, except in the case of CMOS-NEMS.

## b) Memory applications

As we have indicated before, the presence of the hysteresis shows the possibility of using the CNEM inverter as a memory cell. The use of electromechanical switches solves the problem between scaling and cell stability that traditional CMOS cell presents [62], apart from the energy advantages. Furthermore, the write and read delay can be reduce thanks to an intelligent design where one mechanical delay can substitute several electrical delay stages, as was indicated in logic circuits point. Besides, dielectric layers have been added in some switches design to trap charges in order to induce a voltage difference and obtain nonvolatile operation [63].

### 3.4 Benefits of Mechanical switches scaling

As it has been shown, mechanical switches solve the power consumption problem that CMOS devices present when they are scaled. The motivation of this scaling is to get a higher devices density, increase the number of devices per chip and thus decrease cost. These points can be applied to mechanical switches with additional benefits. Extrapolating the concept of scaling the device under constant electric field, scaling all the dimensions of the structure by a factor $\kappa(\kappa>1)$ table 3.2 has been developed [36], showing how the main parameters of a mechanical switch are affected:

| Variables | Scaling Factor |
| :---: | :---: |
| Mechanical switch dimension $(1, \mathrm{w}, \mathrm{t}, \mathrm{s})$ | $1 / \kappa$ |
| Actuation Area A | $1 / \kappa^{2}$ |
| Density | $\kappa^{2}$ |
| Spring constant k | $1 / \kappa$ |
| Effective mass $m_{e f f}$ | $1 / \kappa^{3}$ |
| Pull-in voltage $V_{P I}$ | $1 / \kappa$ |
| Switching time | $1 / \kappa$ |
| Switching energy | $1 / \kappa^{3}$ |
| Power | $1 / \kappa^{2}$ |
| Power density | 1 |

Table 3.2: Constant field scaling of electrostatic relays ( $\kappa>1$ ). Reproduced from [36]

As it can be observed

- A bigger integration density is obtained and as a consequence, the cost is reduced.
- Switches operating voltage is reduced. Snap-in voltages need to be reduced to make it compatible with CMOS. In order to do it the dimensions of the operating device can be scaled,(as was shown in table 3.2). However reach sub 5 V operating voltages requires small gaps and mechanical switch dimensions (as can be appreciated in the state of the art table 3.3)that are limited by the fabrication process. As an alternative bigger structures are defined with a low spring constant value (see equation 3.11).However, this solution implies a cost in terms of space,
- Faster devices. As it can be observed in equation 3.14 scaling the beam length and width shorter time responses are obtained $(1 / \kappa)$. As it was mentioned before, one of the main drawback of mechanical switches is that they are slower than CMOS transistor switching time (the faster switch in the state of the art has a 2.8 ns switching time [56] while pico-second time response are got in CMOS transistor). The only way to keep on reducing their time response (for a given material) is an aggressive scaling.
- Lower energy and power consumption. As CMOS devices power consumption is reduced due to the scaling. But what is remarkable is that the energy per operation does not depend on the leakeage current so the total energy per operation can be scaled with scaling dimensions, $1 / \kappa^{3}$ (see equation 3.13).

On the other hand some disadvantages appears due to the scaling:

- Reliability. It can be observed in the state of the art (next section) how the best reliability performance is obtained in big dimensions devices (several tens of microns). As the dimensions are reduced common failure modes increase (damaged caused by electrical discharges, stiction or melting at
contact). Meanwhile damages due to field effect emission are substantially reduced, due to the definition of small gaps and thus low operating voltages, other failure mechanisms as stiction are increased. It can be explained observing equation 3.18 where the elastic restoring force and the elastic constant of an in-plane cantilever is shown [8]:

$$
\begin{equation*}
F_{E L A S}=-k \Delta x \quad k=0.25 E t\left(\frac{w}{l}\right)^{3} \tag{3.18}
\end{equation*}
$$

It can be observed how scaling all the dimensions by a factor $\kappa \mathrm{k}$ is scaled too (table 3.2) and therefore the elastic restoring force is reduced. As a consequence adhesive forces, that appears at contact, would be hardly overcame and the structure could remain stuck. Adhesive forces can be reduced defining a smaller contact area, but at an expense of a bigger contact resistance in the ON state.

### 3.5 State of the Art N/MEMS switches

Numerous M/NEMS switches devices have been reported in the last decade using top-down and bottom-up approaches [47].

The major contributions to microelectromechanical switches have been summarized in tables 3.3, 3.4, where they have been arranged in decreased order of pullin voltage. In addition their dimensions, $I_{O N} / I_{O F F}$ ratio, subthreshold swing and their reliability are shown. In the dimensions row, the coupling area (A) has been defined as the product of the length of the device by its thickness in an in-plane movement and by its width in an out-plane configuration. It will give us some insight into the scaling of the devices. Figure 3.14 represents the miniaturization of the devices together with switches main parameters, in order to show how switch behavior degrades as it is scaled.

Mechanical switches have broken the limits of CMOS devices, presenting a subthreshold swing of $0.1 \mathrm{mV} /$ decade [50] [64], higher $I_{O N} / I_{O F F}$ ratios $\left(10^{11}\right)$ [50]
and energy efficiency devices scaling down their operating voltages below 1 V $(0.4 \mathrm{~V})[48]$. It can be observed in the state of the art tables how the reliability is still the main drawback of these devices (the best yield correspond to [65], with 21 billion of cycles).

In order to reduce the snap-in values without reducing the gap, big coupling areas have been defined [50] or, as an alternative, novel switches configurations have appeared that try to maximize the coupling area in order to decrease the operating voltages: U-shaped [66], Curved Shape [67] , Seesaw [64] or 3D-Torsionals [68][69]. However, their integration capability is seriously reduced.

In figure 3.14 the main parameters of the state of the art switches are represented as a function of its coupling area. As it can be observed in the top figure the lowest operating voltage and miniaturization has been reached by kaul06 ([56]) whose device is based on a small dimensions CNT ( $\mathrm{l}=130 \mathrm{~nm}, \mathrm{~d}=3 \mathrm{~nm}$ ). However its reliability need to be improved. Respect the $I_{O N} / I_{O F F}$ ratio (figure in the middle) there is not a device with small dimensions that beats the limit imposed by professor Liu devices (Nathanael09 [50] and jeon10 [64]). However these devices present a large coupling area. Finally, in the figure at the bottom, it can be observed how as the dimensions are reduced the reliability is lower. This can be observed in figure 3.14 which clearly shows two different groups well defined: devices with a coupling area smaller than $1 \mu m^{2}$ that work less than 100 cycles and other group form by 5 devices which present a better reliability (all operates more than $10^{7}$ ) and have a bigger coupling area. Besides the coupling area, some of these devices have a decoupling of the electrical and mechanical domain (attaching a conductive layer to the mechanical structure [50][64]) or their contact resistance has been improved depositing an additional layer (platinum[70]) (the other two approaches are based on SiC that has been regarded as the most viable technology for high-temperature applications [65] [71]). As a consequence of this good contact resistance these works present a good $I_{O N} / I_{O F F}$ ratio.

| Material | Device | Structure Description | Dimensions | Pull-in Voltage (V) | $I_{\text {ON }} / I_{\text {OFF }}$ | mV/decade | Reliability (cycles) | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{TiW} / \mathrm{W}[48] \\ & {[\text { lee13] }} \end{aligned}$ |  | Pipe clip C.C.Beam 2-Terminal | $\begin{gathered} \mathrm{l}=1.4 \mu \mathrm{~m} \\ \mathrm{w}=300 \mathrm{~nm} \\ \mathrm{~s}=4 \mathrm{~nm} \\ \mathrm{~A}=0.42 \\ \mu \mathrm{~m}^{2} \end{gathered}$ | 0.4 | $10^{6}$ | 10 | 20 | Top-down. Lowest snap-in voltage |
| Silicon carbide nanowires [49] [feng10] |  | 2-Terminal | $\begin{gathered} \mathrm{l}=8 \mu \mathrm{~m} \\ \mathrm{t}=25 \mathrm{~nm} \\ \mathrm{~s}=27 \mathrm{~nm} \\ \mathrm{~A}=0.2 \mu \mathrm{~m}^{2} \end{gathered}$ | 1.5 | $10^{2}$ |  | Several tens | Top-down. |
| Poly-siliconSiGe, Tungsten and ultra thin $\mathrm{Ti} O_{2}$ coating [50] [nathanael09] |  | 4-Terminal | $\begin{gathered} \mathrm{l}=30 \mu \mathrm{~m} \\ \mathrm{w}=30 \mu \mathrm{~m} \\ \mathrm{~s}=100 \mathrm{~mm} \\ \mathrm{~A}=900 \\ \mu \mathrm{~m}^{2} \end{gathered}$ | 2 | $10^{11}$ | 0.1 | $10^{9}$ | Top-Down. 100ns swithcing time. Highest $I_{O N} / I_{O F F}$ ratio. |
| Carbon nanotubes [56] [kaul06] | En | 2-Terminal | $\begin{gathered} \mathrm{l}=130 \mathrm{~nm} \\ \mathrm{~d}=3 \mathrm{~nm} \\ \mathrm{~s}=20 \mathrm{~nm} \\ \mathrm{~A}=3.9 \times \\ 10^{-4} \mu \mathrm{~m}^{2} \\ \hline \end{gathered}$ | 3.5 | $10^{4}$ |  | 10 | Bottom-up. Niobium electrode. Fastest switch (2.8ns switching time) |
| Carbon Nanotube [72] [cha05] |  | 3-Terminal | $\begin{gathered} \mathrm{l}=800 \mathrm{~nm} \\ \mathrm{~d}=40 \mathrm{~nm}, \\ \mathrm{~s}=40-60 \mathrm{~nm} \\ \mathrm{~A}=0.032 \mu \mathrm{~m}^{2} \end{gathered}$ | 3.5 | $10^{4}$ |  | 1 | Bottom-up. |
| Carbon nanotubes [73] [jang08] |  | 3-Terminal | $\begin{gathered} \mathrm{l}=2 \mu \mathrm{~m} \\ \mathrm{~d}=50 \mathrm{~nm} \\ \mathrm{~s}=30 \mathrm{~nm} \\ \mathrm{~A}=0.1 \mu \mathrm{~m}^{2} \end{gathered}$ | 4.15 | $10^{5}$ |  | 1 | Bottom-up. <br> Snap-in by repulsive forces |
| $\begin{aligned} & \text { Platinum [74] } \\ & \text { [chong11] } \end{aligned}$ |  | 3-Terminal | $\begin{gathered} \mathrm{l}=3.5 \mu \mathrm{~m} \\ \mathrm{t}=60 \mathrm{~nm} \\ \mathrm{~s}=100 \mathrm{~nm} \\ \mathrm{~A}=0.21 \\ \mu m^{2} \end{gathered}$ | 4.3 | $10^{4}$ | 0.8 |  | Top-down. <br> NEMS on CMOS |

TABLE 3.3: MEMS switches state of art 1

| Material | Device | Structure Description | Dimensions | Pull-in Voltage | $I_{\text {ON }} / I_{\text {OFF }}$ | mV/decade | Reliability (cycles) | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Silicon Carbide <br> [65] [lee10] |  | 3-Terminal | $\begin{gathered} \mathrm{l}=8 \mu \mathrm{~m} \\ \mathrm{t}=400 \mathrm{~nm} \\ \mathrm{~s}=150 \mathrm{~nm} \\ \mathrm{~A}=3.2 \mu \mathrm{~m}^{2} \end{gathered}$ | 6 |  |  | 21 billion | Best Reliability. Computing at $500^{\circ}$ |
| poly-SiGe [64] [jeon10] |  | 3-Terminal Torsional | $\begin{gathered} \mathrm{l}=12 \mu \mathrm{~m} \\ \mathrm{w}=42 \mu \mathrm{~m} \\ \mathrm{~s}=100 \mathrm{~mm} \\ \mathrm{~A}=504 \\ \mu \mathrm{~m}^{2} \end{gathered}$ | 7.14 | $10^{10}$ | 0.1 | $10^{9}$ | Top-down. |
| $\begin{gathered} \text { AlSi [75] } \\ \text { [abele05] } \end{gathered}$ |  | 2-Terminal Resonant Gate Transistor approach | $\begin{gathered} \mathrm{l}=80 \mu \mathrm{~m} \\ \mathrm{w}=4 \mu \mathrm{~m} \\ \mathrm{~s}=220 \mathrm{~nm} \\ \mathrm{~A}=320 \\ \mu \mathrm{~m}^{2} \end{gathered}$ | 9 | 100 | 2 |  | Top-Down. Gate of a transistor acting as a switch |
| $\begin{gathered} \mathrm{Si} / \mathrm{PtSi}[67] \\ {[\operatorname{grogg} \mathbf{1 3}]} \end{gathered}$ |  | Curved shape device <br> 3-Terminal | $\begin{gathered} \mathrm{l}=29.5 \mu \mathrm{~m} \\ \mathrm{t}=800 \mathrm{~nm} \\ \mathrm{~s}=50 \mathrm{~nm} \\ \mathrm{~A}=23.6 \\ \mu \mathrm{~m}^{2} \\ \hline \end{gathered}$ | 9 | $10^{6}$ |  |  | Top-down. <br> Avoids nonuniform electric field |
| PolysiliconPlatinum [70] [Parsa13] |  | 5-Terminal | $\begin{gathered} \mathrm{l}=16 \mu \mathrm{~m} \\ \mathrm{t}=1.2 \mu \mathrm{~m}, \\ \mathrm{~s}=500-400 \\ \mathrm{~nm}, \\ \mathrm{~A}=19.2 \\ \mu \mathrm{~m}^{2} \end{gathered}$ | 10 | $10^{5}$ |  | $10^{8}$ | Top-down. Improve poly contact resistance with platinum $\left(R_{C O}=3 k \Omega\right)$ |
| $\begin{gathered} \text { TiN [76] } \\ {[\mathbf{j a n g o 8 T i N}]} \end{gathered}$ |  | 2-Terminal | $\begin{gathered} \mathrm{l}=300 \mathrm{~nm} \\ \mathrm{w}=200 \mathrm{~nm} \\ \mathrm{~s}=15 \mathrm{~nm} \\ \mathrm{~A}=0.06 \\ \mu m^{2} \end{gathered}$ | 14 | $10^{5}$ | 3 | hundreds | Top-down. CMOS compatible |
| Germanium nanowires [77] [andzane09] |  | 2-Terminal | $\begin{gathered} \mathrm{l}=3 \mu \mathrm{~m} \\ \mathrm{~d}=30 \mathrm{~nm} \\ \mathrm{~s}=500 \mathrm{~mm} \\ \mathrm{~A}=0.09 \\ \mu \mathrm{~m}^{2} \\ \hline \end{gathered}$ | 19 | 100 |  | tens | Bottom-up |
| Silicon Carbide <br> [71] [he13] |  | 3-Terminal | $\begin{gathered} \mathrm{l}=8 \mu \mathrm{~m} \\ \mathrm{t}=200 \mathrm{~nm} \\ \mathrm{~s}=200 \mathrm{~nm} \\ \mathrm{~A}=1.6 \mu \mathrm{~m}^{2} \end{gathered}$ | 22.5 V | $10^{4}$ |  | $10^{7}$ | Top-down |

TABLE 3.4: MEMS switches state of art 2


Figure 3.14: Mechanical switches State of the Art

### 3.6 Ring Oscillator

As it was shown in the applications section the parallelism that exits between electromechanical switches and CMOS devices has extended its use to fields which are traditionally dominated by the CMOS technology, such as logic circuits [36] or memory cells [63]. With logic circuits in mind, one may wonder whether a purely MEMS-based synchronous logic can be achieved, i.e. can a digital clock signal be generated using only MEMS switches? And can this clock signal be used to drive other MEMS-based logic components? The aim of this section is to show how such a classical concept as the CMOS ring oscillator (a loop consisting of an odd number of inverters in series, see figure 3.15 ) may be extended into the MEMS domain and in which respect we may answer positively to the first of these two questions. In order to simulated the response of a ring oscillator configuration composed by mechanical switches the next mechanical and electrical model is proposed:


Figure 3.15: Ring oscillator schematic.

### 3.6.1 Switch electrical model

Figure 3.16 A) represents the studied out of plane cantilever switch configuration. When a sufficient voltage is applied across gate and source, the flexible part of the source bends as a result of electrostatic forces until its tip touches the drain
and an electrical contact is established. The simplest MEMS inverter consists of two switches, PMEMS and NMEMS, respectively with source voltages $V_{d d}$ and $V_{s s}$, having a common drain and a common gate (Figure 3.16 B$)$ ). With correct design, the drain (output) voltage is when the gate (input) voltage is and viceversa. Putting an odd number of such inverters in series and closing the loop results in an intrinsically unstable system, known as a ring oscillator, a simplified model of which is established in the next sub-sections.


Figure 3.16: A) Schematic of a MEMS cantilever switch and notations. B)
Figure 2. MEMS inverter and its electrical model when $V_{G}=0 \mathrm{~V}$.

In a ring oscillator, the switches are either in the free mode, such as NMEMS in Fig 3.16 B ) which is moving toward or away from the drain, or in the contact mode, such as PMEMS in Fig.3.16 B). In the contact mode, a resistive path between source and drain is established. As long as mechanical contact is maintained, is governed by:

$$
\begin{equation*}
R_{O N} C_{O N} \frac{d V_{D}}{d t}+V_{D}=V_{S} \tag{3.19}
\end{equation*}
$$

where $R_{O N}$ is the resistance of the path between source and drain and $C_{O N}$ is the total capacitance when contact is established. $R_{O N}$ can be assimilated to the contact resistance ( $R_{C O}$ in figure 3.16 B ) between source and drain, which is typically several ordes of magnitude greater than the intrinsic resistance of the drain or of the source ( R in figure 3.16 B ). If $\tau_{O N}=R_{O N} C_{O N}$ is small compared to the mechanical contact duration $V_{D}$ goes to $V_{S}$. It will be assumed a contact resistance in the range $1-10 k \Omega$ and a gate to source capacitance in the $0.1-10$ fF range [62]. In the free mode, provided the change in $C_{S G P}$ or $C_{S G N}$ is not
too large compared to $C_{L}$, the gate/drain voltages can be considered as constant. Note that the behaviour of our oscillator is considerably different from that of the one proposed in [78], where the mechanical and electrical time constants have the same order of magnitude. It is assumed throughout the rest of the section that $V_{s s}=0$

### 3.6.2 Mechanical model

The beams in the ring oscillator can be modelled with the Euler-Bernoulli equation (expression 2.1), in which we have account squeezed-film damping (second term) as the dominant damping phenomenon (it governs the gas flow between two surfaces moving towards each other), electrostatic actuation and the contact applied at the beam tip $\left(F_{c}\right)$ when it is brought into contact with the readout electrode:

$$
\begin{equation*}
E \frac{b h^{3}}{12 L^{4}} \frac{\partial^{4} w}{\partial x^{4}}+\mu_{e f f} \frac{b^{3}}{G^{3}} \frac{\chi(\alpha, \beta)}{(1-w)^{3}} \frac{\partial w}{\partial t}+\rho b h \frac{\partial^{2} w}{\partial t^{2}}=\varepsilon_{o} \frac{b}{2 G^{3}} V^{2} \frac{\chi(\alpha, \beta)}{(1-w)^{2}}+F_{c}(w) \delta(1) \tag{3.20}
\end{equation*}
$$

where $\chi \in[0,1]$ is the normalized coordinate along the length of the beam ( $\mathrm{x}=1$ corresponding to the tip), displacement $w(x, t)$ is normalized with respect to the gap $\mathrm{G}, \mathrm{V}$ is the voltage applied to the beam and $\chi(\alpha, \beta)$ is the characteristic function of the actuation electrode (equal to 1 if $\mathrm{x} \in[\alpha, \beta]$ and 0 otherwise). E and $\rho$ are the Young modulus and mass density of the structural material, $\mu_{\text {eff }}$ the effective viscosity of the surrounding medium and $\varepsilon_{o}$ the permittivity of vacuum. The solution of 3.20 can be approximated as:

$$
\begin{equation*}
w(x, t)=a_{1}(t) W_{1}(x)+a_{2}(t) W_{2}(x) \tag{3.21}
\end{equation*}
$$

where

$$
\begin{equation*}
W_{1}=\frac{1}{2}\left(U_{1}+U_{2}\right) \quad W_{2}=\frac{1}{2}\left(U_{1}-U_{2}\right) \tag{3.22}
\end{equation*}
$$

and $U_{1}(x)$ and $U_{2}(x)$ are the first two eigenmodes of the cantilever, with eigenvalues $\lambda_{1}^{4}$ and $\lambda_{2}^{4}$, normalized so that $U_{1}(1)=U_{2}(1)=1$. Consequently, $W_{1}(1)=1$ and $W_{2}(1)=0$. Mechanical contact between source and drain then takes place when $a_{1} \geq \gamma$, regardless of $a_{2}$. We use the Galerkin method to derive the following nonlinear mechanical model of the beam:

$$
\begin{equation*}
\boldsymbol{K} \boldsymbol{a}+\boldsymbol{B}(\boldsymbol{a}) \dot{\boldsymbol{a}}+\ddot{\boldsymbol{a}}=\boldsymbol{f}_{\boldsymbol{e}}(\boldsymbol{a}) V^{2}+\boldsymbol{f}_{c}(\boldsymbol{a}) \tag{3.23}
\end{equation*}
$$

where $\boldsymbol{a}^{\boldsymbol{T}}=\left[a_{1}, a_{2}\right]$ and

$$
\begin{gather*}
\boldsymbol{K}=\frac{E h^{2}}{192 \rho L^{4}}\left[\begin{array}{cc}
\left(\lambda_{1}^{4}+\lambda_{2}^{4}\right) & \left(\lambda_{1}^{4}-\lambda_{2}^{4}\right) \\
\left(\lambda_{1}^{4}-\lambda_{2}^{4}\right) & \left(\lambda_{1}^{4}+\lambda_{2}^{4}\right)
\end{array}\right]  \tag{3.24}\\
\boldsymbol{B}=\left(B_{i j}\right)_{\substack{1 \leq i \leq 2 \\
1 \leq j \leq 2}} B_{i j}(\boldsymbol{a})=\frac{\mu_{e f f} b^{2}}{\rho h G^{3}} \int_{\alpha}^{\beta} \frac{W_{i} W_{j}}{(1-w)^{3}} d x  \tag{3.25}\\
\boldsymbol{f}_{\boldsymbol{e}}=\left(f_{i}\right)_{1 \leq i \leq 2} \quad B_{i j}(\boldsymbol{a})=\frac{\varepsilon_{o}}{2 \rho h G^{3}} \int_{\alpha}^{\beta} \frac{W_{i}}{(1-w)^{2}} d x  \tag{3.26}\\
f_{c}= \begin{cases}{\left[\begin{array}{ll}
K_{c}\left(a_{1}-\gamma\right)+B_{c} a_{1} \\
0 & \text { if } a_{1} \geq \gamma
\end{array}\right.} \\
0 & \text { Otherwise }\end{cases} \tag{3.27}
\end{gather*}
$$

Note that the contact force 3.27 is not necessarily conservative. Using 3.21, 3.23 $3.24,3.25,3.26,3.27$, a MEMS-based ring oscillator with an arbitrary number of stages can be simulated and several of its characteristics can be explored (influence of contact stiffness and damping, influence of supply voltage on the existence of periodic solutions, etc.). However, the model developed in this section, in spite of its apparent simplicity, is difficult to simulate because of (i) the existence of discontinuities, and of (ii) the coexistence of several phenomena with very different
time scales (ideally, the transition from a high to a low state should be very short compared to the mechanical contact duration, and even shorter compared to the period of oscillation). In the annex A, we propose a semi-analytical tool based on simplifying assumptions which will allow us to predict the existence of periodic regimes without resorting to computationally-intensive simulation tools.

### 3.6.3 Simulation results

We have represented in 3.17 the starting transient of $a_{1}(t)$, obtained by simulating 3.19 and 3.23 with Matlab/Simulink. The device is a 1 -stage MEMS ring oscillator consisting of two identical beams arranged as in Figure 3.16 B), with shorted gate and drain, with the following geometry: $\alpha=0.1, \beta=0.9, \gamma=0.15, \mathrm{~L}=25 \mu \mathrm{~m}$, $\mathrm{b}=1 \mu \mathrm{~m}, \mathrm{~h}=0.25 \mu \mathrm{~m}$ and $\mathrm{G}=0.3 \mu \mathrm{~m}\left(1 / f_{o}=1.88 \mu \mathrm{~s}, Q_{\text {squeezed }}=15.2, V_{\text {snap }}=2.07\right.$ $\mathrm{V})$. The material is assumed to be polysilicon and the surrounding medium air at ambient pressure. The actuation voltage is $V_{d d}=1.4 \mathrm{~V}$ and we set $R_{o n}=10 k \Omega$ anc $C_{o n}=10 \mathrm{fF}$. In these conditions, the oscillator reaches a periodic regime after a short time, with a period of $\mathrm{T}=1.15 \mu \mathrm{~s}$. We also show in 3.18 the steady-state behavior of $a_{1}(t)$ as predicted by the method presented in annex A . There is an excellent match between the simulated response and the predicted one.

In figure 3.18, we compare the results obtained by slowly sweeping the actuation voltage in the transient nonlinear model to the " T versus $V_{o n}$ " curve obtained with our semi-analytical method - for the transient simulations, T is the fact the "apparent" period, i.e. the time between two successive rising edges of $\mathrm{V}(\mathrm{t})$. As expected [79] [78] depending on the value of $V_{o n}$, the simulated behavior is not always periodic, even though our semi-analytical method predicts one or more possible periodic limit cycles. For example, transient simulation shows that the system exhibits chaotic behaviour when $V_{o n}$ is between 1.5 V and 1.75 V , whereas our semi-analytical method predicts the existence of one or two periodic solutions. This illustrates the fact that the stability of the predicted limit cycles is not guaranteed a priori and should be the object of careful study. This situation is even more pronounced for structures with small damping factors (larger Q).


Figure 3.17: Simulated transient response of $a_{1}(t)$ (normalized beam tip position) for the two beams composing the switch (top) and simulated and predicted steady-state response (bottom).


Figure 3.18: Figure 4. Comparison of predicted "T versus $V_{o n}$ " curve (black line) and results obtained by transient simulation (green line), starting from $V_{d d}$

$$
=2.5 \mathrm{~V} .
$$

From these simulations, we have shown that under certain conditions, one may contrive to generate a periodic square signal using an odd number of MEMS inverters in a ring oscillator configuration. The governing equations of such a system were established and a semi-analytical method for predicting the existence of simple limit cycles was proposed. Comparison of the results obtained by our method and by simulation incite us to develop tools to study the stability of these limit cycles, for example following [80]. Qualitatively, we have found that too large a quality factor is detrimental to the stability of the system. Also, a possible reason for non-periodic behaviour is that the two natural resonance frequencies of the system (those of the first two eigenmodes of the beam) are not harmonically related. The beam profile could then be carefully designed, for example to tune the beam for periodic behaviour in a given voltage range. Several questions remain open, e.g. heating, friction and wear, etc. which are the subject of ongoing work.

## Chapter 4

## CMOS-MEMS based on ST 65nm technology

[^0]
### 4.1 Micro and nanosystems technology

The fabrication of MEMS devices can be divided in two well distinguished approaches: top-down and bottom-up [22].

Bottom-up techniques: build or grow structures atom by atom or molecule by molecule [81] [82]. These techniques include chemical synthesis, self-assembly and positional assembly. A commonly use approach is based on using growing crystals methods to make the resonant structures as it is done with carbon nanotubes or Silicon nanowires (Figure 4.1)


Figure 4.1: Silicon Nanowires fabrication process.

Top-Down approach: the resonant structure is made removing material from a homogeneous layer (as a sculpture is carved [83]). In order to do it, the fabrication processes developed by the IC industry are used, as batch processing, lithography or layers deposition. In this way, MEMS fabrication benefit of the robustness of microfabrication standard processes and thousand of devices can be processed simultaneously, reducing the production cost. Top-down approach can be subdivided in two different subcategories: Bulk micromachining and surface micromachining (see figure 4.2). Surface micromachining is based on patterning thin films on top of a substrate wafer. In figure 4.2 A ) a typical surface micromachining process is shown. It starts with a substrate where a sacrifial layer has been deposited (A.1). Then a hole is made by lithography and etching (A.2) and a new layer, that will act as structural, is deposited (A.3). Finally the sacrificial layer is etched remaining the released structure. On the other side bulk micromachining defines free structures by selectively etching the substrate [8]. Figure 4.2 B) shows a bulk micromachining process. It starts with a Silicon on Insulator (SOI) wafer (B.1). Then a etch process define the movable structure (B.2) and finish with a
the definition of trenches, by a deep reaction ion etching (DRIE) in the back of the wafer (B.3).


Figure 4.2: Top-Down fabrication approaches: A)Surface micromachining and B) Bulk micromachining.

So it can be easily appreciated how IC industry and top-down MEMS share the main fabrication processes. Additionally, if new market demands are taken into account, like integrate all the components of a system (RF components or sensors) in a single chip system on chip (SoC) solution, the integration of circuitry and MEMS devices in the same chip seems straight forward. The advantages of this approach are a reduction of cost due to batch fabrication capability, size reduction, faster time responses due to the reduction of parasitic capacitances as no external interconnections are needed and a reliability and robustness improvement. As CMOS has become the predominant technology for integrated circuits, we will focus on the integration of MEMS with CMOS.

### 4.1.1 CMOS-MEMS

There are three different approaches to integrate MEMS devices with CMOS technology and its classification depend on the moment when they are integrated in the CMOS sequence [84]. In that way, CMOS-MEMS are divided in: pre-CMOS, intra-CMOS or post-CMOS.

- Pre-CMOS. MEMS device are defined before the CMOS sequence starts. Typically, in a first step the MEMS are defined and then are buried to protect them for the next fabrication steps. Then the wafer with the buried structures are planarized and it is used as starting material for the subsequent CMOS process. Once the CMOS circuitry has been defined in areas adjacent to the MEMS areas, the mechanical structures need to be released (wet or dry etching) in a post-CMOS process. Examples of this approach are: the $M^{3} E M S$ (Modular, Monolithic MicroElectroMechanical Systems) technology developed at Sandia National Laboratories [85] and Mod MEMS Technology developed by Analog Devices [86].
- Intra-CMOS. In this approach the micromachining process to define the MEMS structure are inserted between the frond-end and the back-end interconnect metallizations. One way to fabricate the MEMS structures using this approach consist on buried in oxide the mobile structure after the front end process and released after finishing the back-end fabrication processes. Commonly, polysilicon structures are implemented using this fabrication process. Examples of this fabrication process are the polysilicon gyroscopes [87] and accelerometers [88] developed by Analog devices or Infineon pressure sensor [89]. The other fabrication process consist on using the front-end and back-end layers as structural material [90] [91] [28] [92] to develop the micromechanical structures. Its main advantage is that commercial CMOS technologies can be used to define the structures getting benefit of the robustness and reproducibility that standard CMOS fabrication process offers. Moreover, thanks to the continuous scaling of the CMOS nodes, smaller structures could be designed without any additional effort. On the other side, the material to build the mechanical structures are limited to the CMOS layers, in addition to a stringent thermal budget, as high temperature could modified the transistor behavior. We will focus on this fabrication process later.
- Post-CMOS. After completion of the regular CMOS process sequence, which can, in principle, be performed at any CMOS foundry, the post-CMOS


#### Abstract

micromachining steps can be done at a dedicated MEMS foundry. In order to do it, two different fabrication processes are distinguished. The first one consists on define the structure on top of a finished CMOS subtrate, micromachining of add-on layers. Examples of this fabrication process are a nickel gyroscope developed by General Motors [93] or Texas Instrument Digital Micromirror [94]. In the other approach, microstructures are released by micromachining the CMOS substrate wafer itself after the completion of the regular CMOS process sequence. By far the majority of demonstrated devices rely on bulk micromachining processes, such as wet and dry anisotropic and isotropic silicon etching. Using this fabrication method different companies as Motorola or Bosch have developed pressure sensors [84].


In this thesis a intra-CMOS approach will be used as the MEMS devices are defined using the polysilicon layer or the metal layers of the BEOL. No modification of the CMOS sequence is required. Just an in house post-CMOS releasing process is used to release the resonators. The MEMS devices are defined in commercial CMOS technologies using the conductive layers as structural layers and silicon oxide as sacrificial layer. A post-CMOS wet etching based on a buffered HF bath , without any additional mask, is used to remove the silicon oxide that surrounds the mobile structure, releasing it. This technological approach has been proven in 2 different CMOS technologies: AMS 0.35 um [91] and UMC 0.180um [28].

In the design process the first step is to fix the resonator dimensions. To do that, some theoretical study based on the analytical expression and FEM (Finite Element Method) simulations are needed to obtain the target MEMS resonator.

Once the design is done the resonators are drawn in a standard IC CAD environment (Cadence) and sent to a foundry. In this workflow, no modification of the CMOS process is required, even though some violations of the design rules will be needed. The CMOS fabrication is completely transparent to the designer as it is entirely developed on the standard CMOS process of the selected foundry. Moreover, the total amount of masks required in this MEMS fabrication is the same of the CMOS process selected.

To allow the etchant to reach the resonators, the passivation layer deposition above the resonator is prevented by using the PAD window layer available in the technology, whereas the remaining area of the chip is protected by this passivation layer, as it is shown in Figure 4.3. The use of this PAD window is one of the main responsible of the simplicity of the overall process. If the definition of this PAD window is not possible, an additional step will be needed (for example a RIE could be use to cut this passivation layer and allows the etchant to reach the structure [95]). Moreover, to make easier the structures release, the minimum amount of oxide above the resonator is wanted. In order to get this point, in the design process, we define the contact VIAS between metals above the resonator without any metal above, obtaining in this way 'empty VIAS'. This point is particularly contentious and permission from the foundry is required as multiple design rules are violated.

A)

B)

Figure 4.3: A) Schematic layout of the MEMS resonator, structural layer and pad window is shown. B) Schematic cross-section of the chip. Passivation layer protect the CMOS circuitry whereas the PAD window allows the etching of field oxide.

### 4.1.2 CMOS-MEMS State of the Art

As one of the aims of this thesis is developed the smallest CMOS-NEMS device following a intra-CMOS approach), the state of the art of CMOS-MEMS resonators is showed in table 4.1 and 4.2. It is focused in all the devices that have been developed using the available layers of different standard CMOS technologies.

Pre-CMOS approaches [85] [86] [96] and post-CMOS [94] [97] [98] fabrication process that define the MEMS resonator without using the back end of line (BEOL) or the front end of line (FEOL) layers are excluded of the table as the minimum dimensions in these approaches do not depend on the technology design rules.

In the state of the art tables, the devices are arranged in decreased order of cross section (thickness by width $A=w \cdot t$ ), in order to compare the miniaturization of the devices. The lowest coupling value correspond to devices developed in IBM 32 nm SOI Tech [99] [100]. However it is an unreleased device, operating in the GHz range and not valid as a sensor device.

As it can be observed four different materials and stacks configurations are mainly used in order to develop the mechanical structures: polysilicon, aluminum, stacks composed of aluminum, silicon oxide, tungsten and finally silicon.

Polysilicon is the layer that presents the smaller thickness of the available layers of a CMOS technology (for example in AMS $0.35 \mu \mathrm{~m}$ polysilicon thickness is 282 $\mathrm{nm}[28]$ ), and as a consequence it allows the definition of the smaller structures. However due to its small value a capacitive read-out is difficult to perform (in in-plane resonators), as its coupling area is low and hence the capacitive output current can be easily masked. This problem is solved reducing the gap. The smallest gap obtained using a intra CMOS-MEMS is 40 nm (ECAS) thanks to the spacer technique [28].

Back end metal lines allows the definition of structures with small thickness too (in UMC $0.18 \mu \mathrm{~m}$ the top metal presents a thickness of 580 nm [28]). In 0.18 $\mu \mathrm{m}$ and bigger technology nodes, metal lines are mainly based on aluminum, in smaller CMOS technology nodes it is substituted by copper that presents a lower resistivity. As its thickness is bigger then polysilicon, capacitive detection can be performed with bigger gaps, but at an expense of bigger operating voltages ( 21 V for the polysilicon devices while 80 V are used in the aluminum structure).

So it can be observed how the definition of a small gap has a deep impact on the miniaturization of the devices. A small gap ensures a successful capacitive
transduction. The bigger miniaturization in intra CMOS-MEMS released devices has been reached in the designs with the smaller gaps (aluminum ECAS [28], poly ECAS [101]). As the technology imposes a limit in the minimum gap that can be defined, some efforts have been made in order to reduce its value dynamically making the mobile structure collapses with a stopper (in [102] a gap of 970 nm without pull-in is reduced to 270 nm with pull-in). However high operating voltages are reached using this approach.

Another way to ensure capacitive readout without reducing the gap between the structure and driver is to define a big coupling area. With this aim, stack of $\mathrm{Al}-\mathrm{SiO}_{2}$ and $\mathrm{Al}-\mathrm{SiO}_{2}-\mathrm{W}$ are used. However this solution forbids the structures miniaturization. Note that the use of oxide as structural material can improve the temperature coefficient of frequency compared with mere-metal CMOS-MEMS counterparts [103].

Finally, silicon has been used as structure material too [104]. Its main advantage is that it is a monocrystalline material so it can present high quality factor. However its fabrication process is not reproducible.

| Inst. | Material | CMOS Tech. | Configurations | Device | Ref. <br> Year | Minimum Dimensions Cross section ( $\mathrm{A}=\mathrm{w} \cdot \mathrm{t}$ ) length (l), width (w), thickness (t),gap (s) | Features (fo and Q ) | MEMS <br> Bias <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MIT | Silicon | IBM 32 nm SOI <br> Tech [99] [100] | unreleased <br> resonator |  | $\begin{aligned} & {[100]} \\ & 2013 \end{aligned}$ | $\mathrm{w}=360 \mathrm{~nm}, \mathrm{t}<100 \mathrm{~nm} \mathrm{l}=2.5 \mu \mathrm{~m}$ | $\begin{gathered} 11.1 \mathrm{GHz} \\ 30 \end{gathered}$ | $<1 \mathrm{~V}$ |
| UAB | Polysilicon | CMOS $2.5 \mu \mathrm{~m}$ $[105]$ AMS $0.35 \mu \mathrm{~m}$ $[106]$ $[101][107][108]$ | resonators (bulk, DETF, c.c. beams) and filters |  | $\begin{aligned} & {[108]} \\ & 2009 \end{aligned}$ | $\mathrm{l}=1 \frac{\mathrm{~A}=0.098 \mu \mathrm{~m}^{2}}{3 \mu \mathrm{~m}, \mathrm{w}=350 \mathrm{~nm}}$ $\mathrm{t}=282 \mathrm{~nm}, \mathrm{~s}=40 \mathrm{~nm}$ | $\begin{gathered} 22 \mathrm{MHz} \\ 4400(\mathrm{Vac}) \end{gathered}$ | 5 V |
| UAB | Aluminum | AMS $0.35 \mu \mathrm{~m}$ [109] [91] [20] UMC $0.18 \mu \mathrm{~m}$ [28] | resonators (c.c. beam and cantilevers)([91] <br> [20] mass sensor) |  | $\begin{gathered} {[28]} \\ 2009 \end{gathered}$ | $\begin{aligned} & \frac{\mathrm{A}=0.162 \mu m^{2}}{\mathrm{l}=2.7 \mu \mathrm{~m}, \mathrm{w}=280 \mathrm{~nm}} \\ & \mathrm{t}=580 \mathrm{~nm}, \mathrm{~s}=280 \mathrm{~nm} \end{aligned}$ | $\begin{gathered} 228 \mathrm{MHz} \\ 145 \end{gathered}$ | 80 V |
| Cornell | Polysilicon | ON Semiconductors $1.5 \mu \mathrm{~m}$ [95] | Dome and arch bridges resonators (piezoresistive) |  | $\begin{gathered} {[95]} \\ 2010 \end{gathered}$ | $\begin{gathered} \frac{\mathrm{A}=0.30 \mu \mathrm{~m}^{2}}{\mathrm{l}=10.5 \mu \mathrm{~m}, \mathrm{w}=1.5 \mu \mathrm{~m}} \\ \mathrm{t}=200 \mathrm{~nm}, \mathrm{~s}=50 \mathrm{~nm} \end{gathered}$ | $\begin{aligned} & 36.85 \mathrm{MHz} \\ & 800 \text { (Vac) } \end{aligned}$ | 1.5 V |
| NTHU | Aluminum | $\begin{gathered} \text { TSMC } 0.35 \mu \mathrm{~m} \\ {[110]} \end{gathered}$ | Resonators <br> (F.F. Beam Res) |  | $\begin{aligned} & {[110]} \\ & 2011 \end{aligned}$ | $\begin{gathered} \mathrm{A}=3.7 \mu \mathrm{~m}^{2} \\ \mathrm{l}=4 \overline{\mu \mathrm{~m}, \mathrm{w}=4} \mu \mathrm{~m} \\ \mathrm{t}=0.925 \mu \mathrm{~m} \mathrm{~s}=1 \mu \mathrm{~m} \end{gathered}$ | $\begin{gathered} 3.64 \mathrm{MHz} \\ 1770(\mathrm{Vac}) \end{gathered}$ | 100 V |
| NTHU | $\begin{gathered} \mathrm{Al}-\mathrm{SiO}_{2}-\mathrm{W} \\ \text { Stack } \end{gathered}$ | $\begin{gathered} \text { TSMC } 0.35 \mu \mathrm{~m} \\ {[110][111][92]} \\ {[102]} \\ \text { TSMC } 0.18 \mu \mathrm{~m} \\ {[112]} \end{gathered}$ | Resonator (F.F. Beam, DETF,P.P. Beam, C.C. Beam) |  | $\begin{aligned} & {[110]} \\ & 2011 \end{aligned}$ | $\begin{gathered} \mathrm{l}=40 \mu \mathrm{~m}, \mathrm{t}=3.945 \mu \mathrm{~m}^{2} \\ \mathrm{~s}=500 \mathrm{~nm}, \mathrm{w} \end{gathered}=1 \mu \mathrm{~m}$ | $\begin{aligned} & 1.46 \mathrm{MHz} \\ & 714(\mathrm{Vac}) \end{aligned}$ | 25 V |

TABLE 4.1: CMOS-MEMS resonators state of the art.

| Inst. | Material | CMOS Tech. | Configurations | Smaller <br> Device | Ref. <br> Year | Minimum Dimensions Coupling area (A) length (l), width (w), thickness (t),gap (s) | Features (fo and Q ) | MEMS <br> Bias <br> Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMU | Silicon | $\begin{gathered} \text { TSMC } 0.35 \mu \mathrm{~m}, \\ \text { Jazz SiGe } 0.35 \\ \mu \mathrm{~m}[104] \end{gathered}$ | Vertical <br> Resonators |  | $\begin{aligned} & {[104]} \\ & 2007 \end{aligned}$ | $\begin{gathered} \frac{\mathrm{A}=5 \mu \mathrm{~m}^{2}}{} \mathrm{l}=28.5 \mu \mathrm{~m}, \mathrm{w}=5 \mu \mathrm{~m} \\ \mathrm{~s}=1.45 \mu \mathrm{~m} \end{gathered}$ | $\begin{aligned} & 8.04 \mathrm{MHz} \\ & 3589(\mathrm{Vac}) \end{aligned}$ | 46 V |
| NTHU | $\mathrm{SiO}_{2}-\mathrm{Al} \mathrm{Stack}$ | TSMC $0.35 \mu \mathrm{~m}$ $[103]$ TSMC $0.18 \mu \mathrm{~m}$ $[113]$ | Resonator (Lame and C.C. Beam) |  | $\begin{aligned} & {[103]} \\ & 2011 \end{aligned}$ | $\begin{gathered} \frac{\mathrm{A}=6.56 \mu \mathrm{~m}^{2}}{\mathrm{l}=55 \mu \mathrm{~m}, \mathrm{w}=4 \mu \mathrm{~m}} \\ \mathrm{t}=1.64 \mu \mathrm{~m} \mathrm{~s}=640 \mathrm{~nm} \end{gathered}$ | $\begin{gathered} 2.58 \mathrm{MHz} \\ 1212(\mathrm{Vac}) \end{gathered}$ | 120 V |
| CMU | $\mathrm{Al}-\mathrm{SiO}_{2}$ Stack | $\begin{gathered} \text { HP } 0.8 \mu \mathrm{~m}[90] \\ \text { HP } 0.5 \mu \mathrm{~m}[114] \\ \text { TSMC } 0.35 \mu \mathrm{~m}, \\ \text { Jazz SiGe } 0.35 \\ \mu \mathrm{~m}[115][116] \end{gathered}$ | Resonator (Square Frame, Cantilever, Paddle) |  | $\begin{aligned} & {[116]} \\ & 2005 \end{aligned}$ | $\begin{gathered} \frac{\mathrm{A}=20 \mu \mathrm{~m}^{2}}{\mathrm{l}=63 \mu \mathrm{~m}, \mathrm{w}=4 \mu \mathrm{~m}, \mathrm{t}}=5 \mu \mathrm{~m}, \\ s_{o}=0.9 \mu \mathrm{~m}, \mathrm{~s}=25 \mathrm{~nm} \end{gathered}$ | $\begin{aligned} & 6.18 \mathrm{MHz} \\ & 996(\mathrm{Vac}) \end{aligned}$ | 20 V |

TABLE 4.2: CMOS-MEMS resonators state of the art.

### 4.2 CMOS-MEMS scaling

Recently some contributions have appeared that present CMOS-compatible NEMS resonators for very high performance sensing [117] [118]. In these systems topdown approaches with mass production capability are used, obtaining NEMS devices with higher dimensions than CNT [17] and nanowires [18] but with very promising mass sensing capabilities. In order to keep on profiting the robustness of the CMOS standard process and decrease the dimensions of the top-down fabricated resonators we try to extrapolate our technological approach, previously used in AMS $0.35 \mu \mathrm{~m}$ and UMC $0.18 \mu \mathrm{~m}$ to ST 65 nm CMOS technology [119] where sub-100 nm dimensions can be defined.

The first consideration choosing the CMOS technology constitutes the available layers in the technology and how they affect to the resonator performance. In our particular case we will take special attention to its future application as a mass sensor based on resonant beams in its first flexural mode. In addition minimum dimensions mechanical switches will be developed using the back end metal layers with the aim to develop alternative transduced MEMS-based sensor with a mechanical ring oscillator configuration.

According to equation 4.1 (mass sensitivity of an in-plane C.C. Beam, as it was explained in section 2.4) the best mass sensitivity (the lower value of $S_{m}$, means that a variation of 1 Hz is obtained by a smaller amount of added mass) will be offered by a material with the highest Young modulus and the lowest mass density.

$$
\begin{equation*}
S_{m} \approx 0.74 t l^{3} \rho \sqrt{\frac{\rho}{E}} \quad[k g / H z] \tag{4.1}
\end{equation*}
$$

Taking Table 4.3 into consideration, it can be easily appreciated how carbon nanotube is the best option. Respect the layers available in CMOS technologies, it is clear that polysilicon as a structural layer will be better than any metal layer (aluminum or copper) available in CMOS technologies, due to its mass density Young modulus ratio, as we can see on column 3 in Table 4.3. In this sense we chose ST

| Material | Young <br> modulus <br> E[GPa] | Mass <br> density <br> $\rho\left[\mathrm{kg} / \mathrm{m}^{3}\right]$ | $\rho \sqrt{\frac{\rho}{E}}$ <br> $\left[\frac{\mathrm{~kg}}{\mathrm{~m}^{3}} \sqrt{\frac{k g}{m^{3} \mathrm{~Pa}}}\right]$ | $S_{m}[\mathrm{~g} / \mathrm{Hz}]$ |
| :---: | :---: | :---: | :---: | :---: |
| Polysilicon <br> $[120]$ | 160 | 2230 | 0.263 | $2.92 \cdot 10^{-23}$ |
| Aluminum [91] | 131 | 3000 | 0.454 | $5.03 \cdot 10^{-23}$ |
| Copper [121] | 117 | 8920 | 2.462 | $2.73 \cdot 10^{-22}$ |
| Silicon <br> Nanowire [122] | 160 | 2230 | 0.263 | $2.92 \cdot 10^{-23}$ |
| Carbon <br> Nanotube $[123]$ | 1000 | 2200 | 0.103 | $1.14 \cdot 10^{-23}$ |

Table 4.3: C.C. beam mass sensitivity for different materials considering equal dimensions $(\mathrm{l}=1 \mu \mathrm{~m}, \mathrm{t}=150 \mathrm{~nm})$.
(ST Microelectronics [119]) 65 nm CMOS technology, which at the date of starting the project (2010) it constituted the smaller technological node available in Europractice [124] or $C M P^{\circledR}$ (circuit multi-project, France) [125] in which polysilicon acts as transistor gate. In fact a polysilicon C.C. beam resonator with a length of $1.5 \mu \mathrm{~m}, 60 \mathrm{~nm}$ width and 100 nm thickness will reach a mass sensitivity of 66 $\mathrm{yg} / \mathrm{Hz}$ at 232 MHz resonant frequency matching the experimental mass sensitivity of a bottom up silicon nanowire [18].

In contrast, this reduction of the resonator size has the disadvantage of a difficult signal transduction due to a degradation of the signal to noise ratio and the increase of parasitic and not desired effects.

### 4.3 ST 65nm CMOS technology

Along this section the main characteristics of ST 65 nm CMOS technology will be presented. A good technology knowledge will be necessary to get the maximum performance designs and adapt the post-CMOS process to release the structures.

The key technology features are:

- Front-end key main features
- Shallow trench isolation, isolated P-Well twin-tub, single poly CMOS process using. a type (100) P - substrate in $<100\rangle$ orientation.
- Nickel silicide on junctions and polysilicon gates and lines.
- Dual $V_{t}$ transistors.
- IOs using 2.8 nm or 5.0 nm gate oxide for 1.8 V or 2.5 V respectively.
- Spacer technique.
- Back-end key main features
- Back-End with 6 or 7 metal layers.
- Damascene Copper for metal 1 to last metal.
- Low K ( $\sim 3.0$ ) inter - metal dielectrics for thin metal layers to reduce parasitic capacitance.

Damascene process is used in order to build the Back-end-of-line layers (BEOL) because they can not be defined by etching, as in aluminum layer, since copper can not be easily etched as it does not form a volatile by product. Moreover, between each BEOL layer an etch stopper is deposited. It is a thin layer normally based on SiN that controls the depth of an etching process as the etch rate on SiN is slower than in $\mathrm{SiO}_{2}$ or almost null. In figure 4.4 the process sequence that allows the definition of VIA1 and the deposition of Metal 2 is detailed in order to have a deeper understanding of the CMOS technology.

In figure 4.4 A ) [126] M1 has been previously defined together with a low K dielectric. It can be observed how a thin etch stopper layer ( SiN or SiCN ) is defined on the top, bottom and in the middle of the dielectric. Moreover M1 has a dielectric barrier on top that avoids the diffusion of the copper into the dielectric. The process starts with a deposition of a hard mask that will define the M2. The photoresist is lithography patterned to fix M2 layer layout (4.4 B)). The etch stopper layer and the low-K inter layer dielectric (ILD) are etched using an anisitropic dry etch (figure 4.4 C )). Then the hard mask is etched an the surface is cleaned. Next a photoresist is applied again, and it is lithography
patterned to define the VIAS. Again a dry etch step erase the dielectric until the botton Silicon Nitride etch stopper (figure 4.4 E)that it is opened with a special etch (figure 4.4 F)). Then, copper deposition is done, using an electro-chemical process: electroplating [127]. Once the Copper has been deposited a planarization step called chemical mechanical planarization (CMP) polishes the wafer until it has reached the bottom of the barrier layer. Then again a barrier layer is deposited to cover the top of the copper inlays, such that copper is fully encapsulated within the barrier material. This process is repeated in each metal layer level.


Figure 4.4: Schematic of dual damascene process (reproduced from [126]).

As it will be shown in section 4.4.2, damascene process and etch stoppers will have a deep impact in the post-CMOS NEMS releasing process.

ST 65 nm presents 3 different technology options depending on the number and configurations of BEOL (see 4.4). The back-end metal layers are divided depending on its thickness: M1 (180 nm), MX (220 nm), Intermediate layer (MY 500 nm ) and thick metal (MZ 900 nm ). The technology option offered by Circuit Multi-Project $\left(C M P^{\circledR}\right.$, France) was $7 \mathrm{M}-4 \mathrm{X}-0 \mathrm{Y}-2 \mathrm{Z}$.

A schematic cross section of ST 65 nm technology is showed in figure 4.6. Note that it is a simplified model because the fabrication process is not completely known (as the composition of etch stopper or copper barrier material) due to ST data

| Configuration | No of metals | Metal 1 | Thin <br> Metal | Inter. <br> Metal | Thick <br> Metal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $6 \mathrm{M}-4 \mathrm{X}-0 \mathrm{Y}-1 \mathrm{Z}$ | 6 | 1 | 4 | 0 | 1 |
| $7 \mathrm{M}-4 \mathrm{X}-0 \mathrm{Y}-2 \mathrm{Z}$ | 7 | 1 | 4 | 0 | 2 |
| $7 \mathrm{M}-4 \mathrm{X}-1 \mathrm{Y}-1 \mathrm{Z}$ | 7 | 1 | 4 | 1 | 1 |

TABLE 4.4: ST 65 nm technology options.
protection policy and some details (as the etch stopper necessary to define the ViAX) has not been included for simplification reasons.

The distance and minimum dimensions in any of these layers is given by the technology design rules, specified in table 4.5. Unlike the other CMOS technologies used to develop MEMS (AMS $0.35 \mu \mathrm{~m}$ and UMC $0.18 \mu \mathrm{~m}$, the gap between a given layer (s) depend on the width $\left(w_{1}, w_{2}\right)$ of the layers and length in parallel $\left(l_{c}\right)$ between them, as larger is the structure, bigger is the gap (see figure 4.5). This makes more challenging a capacitive read-out. In table 4.6, the minimum dimensions for M7, M5, M1 and poly beams are shown.


Figure 4.5: Design rules schematic


Figure 4.6: ST 65nm CMOS technology cross section (Note that in order to simplify the figure, the oxide and nitride thickness have been specified just for one of the MZ and MX layers.)
$\left.\begin{array}{ccc}\hline \text { Layer } & \text { Design Rule } & \mathrm{nm} \\ \hline \text { PO } & \text { minimum width (w) } & 60 \\ \hline \text { PO } & \text { minimum space on field oxide (s) } & 120 \\ \hline \text { PO } & \begin{array}{c}\text { space (s) if at least one PO width is }>0.13 ~ \\ \text { parallel PO run length is }>0.18 ~\end{array} \mathrm{~m}\end{array}\right)$

Table 4.5: ST 65 nm design rules

| Layer | Width <br> $(\mathrm{nm})$ | Thickness <br> $(\mathrm{nm})$ | Gap (nm) |
| :---: | :---: | :---: | :---: |
| M7 | 400 | 900 | 400 |
| M5 | 100 | 220 | 100 |
| M1 | 90 | 180 | 90 |
| poly | 60 | 100 | 120 |

Table 4.6: Metals and poly minimum dimensions (Note that the minimum gap cannot be always defined as it depends on the width of the driver and beam. More details are given in table 4.5).

### 4.4 MEMS fabrication in ST-65nm CMOS technology

### 4.4.1 CMOS-MEMS design

Once the technology has been presented, its different layers (M7,M6, M5 and poly) will be used to develop M/NEMS structures. In order to release the resonators just a consideration has to be taken into account, in the layout design, a window in the encapsulation enables a direct path for the etchants to reach the sacrifial layers and release the MEMS structures. It is defined just above the M/NEMS area. In this way the encapsulation and passivation layer will protect the rest of the chip during the post-CMOS process.

In order to define this window, some design rules need to be violated. To define a common PAD, layer CB define a hole in the encapsulation layer and CB2 another one in the nitride layer above it. Then this area is filled by the PAD (ALUCAP layer, a composite of aluminum and copper). To release the structures CB and CB2 layers are defined in a window called OPENPAD, as in the last case, but the ALUCAP layer is not included, see figure 4.7. On that way the oxide is exposed an the post-CMOS process can be done.


Figure 4.7: OpenPAD Configuration

The main different with the designs previously developed by ECAS group in other CMOS technologies (AMS and UMC) is that in addition to the OPENPAD in the encapsulation, VIAS were defined without filled them with metal [28]. Using this approach big amounts of oxide was not deposited and the releasing process was successfully achieved with short etching times. In ST 65 nm technology, the foundry is very strict with the design rules and it did not allow the definition of

VIAS without metal. As a consequence, the releasing process will have to erase a lot of oxide to reach the depth of the buried devices as it is shown in figure 4.8 where the distance to M7, M6, M5, M1 and poly devices are shown.


Figure 4.8: Schematic view of the buried devices (two drivers in plane resonators) before the post-CMOS releasing process. A) Metal 7, B) Metal 6, C) Metal 5, D) Metal 1 and E) polysilicon device.

In addition, a free dummies area was defined on top of all the resonator, in order to avoid the deposition of small metal pieces on top of the resonator after the releasing process. These metal dummies are needed to guarantee homogeneity density over all the metal layers of the CMOS process.

### 4.4.2 CMOS-MEMS post-fabrication process

In addition to the big amount of oxide that has to be erased to reach M1 and poly devices, another important factor need to be taken into account. The etch stoppers (based on nitride), prevent the use of a releasing process based exclusively on a buffered fluorhydric acid (BHF) wet etching process [91], as its etch rate on nitride is much lower than in oxides [128]. Therefore, a post-CMOS releasing process based on a dry etching and buffered wet HF bath is used to remove the silicon oxide that surrounds the mobile structure.

A Reactive Ion Etching (RIE) using the Alcatel AMS-110DE has been established for the dry etching ( see table 4.7). The etching time has to be adjusted to remove all the oxide that cover the resonator but not to damage the MEMS structures. After achieving an optimal etching time the oxide and Etch Stoppers above the
resonator were removed. A $\mathrm{SiO}_{2}$ etch rate of $5300 \mathrm{~A} / \mathrm{min}$ has been obtained. Only the oxide below the structure remains as it was expected, see figure 4.9 B).

| Gas | Percentage | Parameters | Value |
| :---: | :---: | :---: | :---: |
| $C_{4} F_{8}(\mathrm{sccm})$ | 30 | Pressure (Pa) | 0.33 |
| $C H_{4}(\mathrm{sccm})$ | 20 | Power (Source, <br> RF1 (W)) | 2500 |
| $\mathrm{He}(\mathrm{sccm})$ | 20 | Power (Chuck, <br> RF2 (W)) | 150 |

Table 4.7: Reactive Ion Etching specifications.

In order to release the resonator (etching the remaining oxide), the BHF wet etching is done after the RIE process, see figure 4.9 C ). Again the etching time has to be adjusted to prevent the MEMS structure damage. We have found that once the dry etching time has been adjusted to eliminate all the etch Stopper layers above the MEMS structure, the releasing process is quite reproducible because the subsequent wet etching is very selective to copper.


Figure 4.9: A)Schematic view of a M5 device before the post-CMOS releasing process (as received from the CMOS foundry). B) Stucture after the dry etching.
C) Device released after the Wet etching process.

### 4.5 Fabricated devices

Two different CMOS processes CHIPS (NEMSTRANS1 RUN (July 2011) and NEMSTRANS2 RUN (May 2013)) were designed trying to define the minimum dimensions allowed by the technology in order to develop high performance resonators and mechanical switches. M7, M6, M5, M1 and poly layers were used as structural layers. The CHIPS presented an approximated area of $1 \mathrm{~mm}^{2}$ (see figure 4.10).


Figure 4.10: CHIP's layouts of A) NEMSTRANS1 RUN and B) NEMSTRANS2 RUN (Chips area $=1 \mathrm{~mm}^{2}$ )

In figure 4.11 an optical image of one CHIP can be observed. It can be appreciated how the chip is divided in two lateral columns and four rows of electrical PADS. The area between PADS row is compulsory to follow density design rules from the technology.

In figure 4.12 a scanning electron microscopy (SEM) image of two rows of PADS is shown. Two OPENPADS are highlighted in the middle of the rows that denote that a resonator is defined below them. In addition, it can be appreciated how dummies area is visible after the dry etching process. That shows that the encapsulation and passivation layers were damaged during the dry etching process. In order to avoid it, an additional process will have to be implemented to prevent


Figure 4.11: Photograph of a chip near an Euro coin and optical microscope image of the same chip.
the erase of these layers and allow the etch of the oxide above the MEMS structures without damage them. It will consist on the deposition and pattern of an additional layer resistant to the dry etching (as Aluminum) on top of the encapsulation. This new layer will cover all the CHIP except PADS and OPENPADS area. Different techniques can be used with this purpose at wafer level (ultra violet lithography,laser lithography, electron beam lithography, SOI stencil [129][22]). As the damage of the encapsulation and passivation layers do not prevent the releasing of the structures and their electrical characterization using PADS, which is our main goal, we will continue the characterization without adding this new step. Obviously this protection step will be a priority for the successful implementation of the MEMS with additional circuitry.

To characterize the technology properly, some focus ion beam (FIB) cuts where performed on a CHIP before the releasing process. In figure 4.13 A ) and B)SEM images of FIB cuts in a M1 and poly resonators are showed. The different etch stoppers between layers have been highlighted with arrows. In order to check the effect of the wet etching on these layers a short etching was performed. As it can be appreciated in figure 4.13 C ) the wet etching erases the silicon oxide but it is not able to remove the etch stopper layers.


Figure 4.12: SEM images of a NEMSTRANS1 CHIP after a dry etching process.


Figure 4.13: A)SEM image of a focus ion beam cut of the CHIP over a metal M1 resonator area as it is received from the foundry. The different silicon oxide and etch stopper layers are clearly appreciated and are indicated with an arrow. B) SEM image of a FIB cut of the CHIP over a poly resonator. C) SEM image of the poly resonator showed in figure B) after wet etching.

### 4.5.1 M7 and M6 metal MEMS devices

Devices fabricated in M7 and M6 are introduced together as they have the same thickness and design rules. The main difference between M7 and M6 devices is that M7 structures are not buried in oxide, they are visible in the OPENPAD window. It can be observed on figure 4.14 A ) and B) how some residues appear on top of the fabricated M7 resonators. Taking into account that the encapsulation and passivation layers are deposited after the definition of M7 (although they are not defined on top of the resonator), some residues could be produced when they are deposited over the rest of the chip area. In figure 4.14 C) a FIB cut have been done in a M7 device in an area protected by the encapsulation. As it can be seen, the thickness and minimum gap agree with the theoretical value predicted by the design rules. In addition, it can be observed how the structure is not damage in this area as it is protected with the encapsulation and passivation layer. However, if the FIB cut is done in a M7 OPENPAD area, some residues appears that damage the structure as it has been highlighted in figure 4.14 D ).

M6 resonators are buried in oxide, preventing the damage of the structure during the passivation and encapsulation formation. In figure 4.15, a M6 C.C. beam resonator is showed after a releasing process of 4.5 min RIE +3.5 min wet etching. The resonator has been correctly defined and released (see table 4.8 for the drawn dimensions and finally obtained values). Note that the size of the OPENPAD has increased after the releasing process. The original size of the window is marked by the residues on top of the resonator.

|  | Length $(\mu \mathrm{m})$ | Width (nm) | Gap (nm) |
| :---: | :---: | :---: | :---: |
| Layout | 10 | 400 | 500 |
| Measured | 10.1 | 420 | 480 |

Table 4.8: M6 C.C. Beam dimensions (see figure 4.15)


Figure 4.14: A) and B) SEM image of M7 devices before the post-processing (as received from the foundry). C) and D) SEM images of FIB cuts. Image C) in an area protected by encapsulation and D ) in the OPENPAD.


Figure 4.15: SEM images of a released M6 C.C beam (length $=10.1 \mu \mathrm{~m}$, width 420 nm and gap 480 nm ).

### 4.5.2 M5 Metal MEMS devices

M5 layer was chosen to develop MEMS devices as it is the first layer that exhibits MiX properties: a thickness of 220 nm , and design rules that allow the definition of a minimum layer width of 100 nm and a minimum gap of 100 nm . Additionally it is close to the CHIP surface, allowing a shorter post releasing process time and hence a less aggressive process for electrical PADS and encapsulation. In figure 4.16 SEM images of a FIB cut in a M5 resonator before the releasing process are shown. Again it can be observed how the experimental dimensions are slightly different than the values defined on layout (table 4.9). In addition, the structure presents a trapezoidal cross section.


Figure 4.16: SEM images of a FIB cut in a M5 device.

|  | Width $(\mathrm{nm})$ | Gap $(\mathrm{nm})$ |
| :---: | :---: | :---: |
| Layout | 100 | 500 |
| Measured | $148-109$ | 475 |

Table 4.9: M6 C.C. Beam dimensions

M5 devices were released using a 5 min 30 sec RIE and a wet etching of 5 min . From figure 4.17 A ) the MEMS resonator is released. However in figure 4.17 B ) a tilted SEM image of the same resonator is showed and it can be seen how an oxide wall is formed below the resonator. A FIB cut in the resonator was performed (Figure 4.18) observing that although the resonator seems released a stack of copper and oxide has been formed. Moreover the trapezoidal shape has changed to a square cross section.


Figure 4.17: A) Top SEM image of a M5 C.C. Beam resonator ( $\mathrm{l}=4.32 \mu \mathrm{~m}$, $\mathrm{w}=117 \mathrm{~nm}$, gap $=412 \mathrm{~nm}$ ). B) Tilted view of the resonator.

The cross section shape change suggests that the copper structure is damaged in the RIE process. The extremes of the trapeze long side forms a copper wall (figure 4.19 B)) that in combination with the etch stopper below the structure forms a copper oxide stack that is not released after the wet etching process (figure 4.19 C) and figure 4.17 B)).

As it can be observed in figure 4.7 M 6 devices have the etch stopper below them at a greater distance, 590 nm instead of 160 nm as in the M5 configuration. This greater distance could prevent the wall formation. In addition this phenomenon will not be observed in M1 Metal devices as they have the etch stopper in contact with their bottom side, so there is no oxide gap between the copper and the etch stopper to form a stack.

### 4.5.3 M1 devices

The main advantage of M1 layer is that it allows the definition of a minimum gap of 90 nm and structures with a width of 90 nm . But in order to do it, the parallel metal line (driver) needs to have a width smaller than 200 nm . If the driver is so narrow, it could be released in the post CMOS process and it could affect to the correct operation of the device. In order to fix the position of the driver and get a 90 nm gap, the configuration proposed in figure 4.20 is presented. It consist on


Figure 4.18: SEM images of a FIB cut in a M5 device after the releasing process.


Figure 4.19: Schematic view of the releasing process in a M5 devices. A) M5 structure before the releasing stage. B) Structure after 5 min 30 sec RIE. C) Devices after the RIE +5 min WH.
define a driver with a width smaller than 200 nm , that allows the definition of a 90 nm gap, and anchored it with the upper metal.

Using this technique, minimum dimensions 2-T switches (section 5.3) and two drivers resonator (figure 4.21) has been defined. Again it can be observed in the FIB cut SEM images (figure 4.21) how the M1 structures present a slight trapezoidal shape and the value of width and gap vary due to this fact. The structures were released after a three steps RIE etching ( $4 \mathrm{~min} 30 \mathrm{sec}+3 \mathrm{~min}+$ 3 min ) and the subsequent wet etching to erase the oxide below the structure.

Bigger gap resonators were also fabricated following the standard in-plane driver-resonator-driver structure. Figure 4.22 shows a released M1 resonator fowolling this approach. Unlike M5 devices, where a stack was formed below the structure, the M1 structures are completely released. As it was shown in the previous section

B)


Figure 4.20: Schematic view of M1 configuration in order to get a 90 nm gap.


Figure 4.21: A) M1 2 drivers resonator ( $\mathrm{l}=3.17 \mu \mathrm{~m}, \mathrm{w}=90 \mathrm{~nm}, \mathrm{~s}=90 \mathrm{~nm}$, defined on layout.) B)SEM image of a FIB cut before the releasing process.
the main differences between the two approaches is that M1 has the etch stopper in touch with its bottom side so no oxide gap exits between the metal and the etch stopper.


Figure 4.22: A) SEM image of a M1 resonator FIB cut after the RIE etching.
B) SEM image of a M1 resonator FIB cut after the WH process.

### 4.5.4 Polysilicon devices

Polysilicon devices show attractive features thanks to its mechanical properties, as it was shown in the introduction of the chapter, and in addition, the smaller dimensions which can be defined using this layer (width 60 nm and thickness 100 nm ), see figure 4.23 that shows a SEM image of an unreleased poly c.c. beam cross section. On the other side, the minimum gap is bigger than M1 approach (120 nm instead of 90 nm ).

In this case, cantilever and c.c. beam resonator were designed and released (figure 4.24). Polysilicon was not used as structure layer in order to design mechanical switches due to the poor contact resistance previously shown [130].

Again some differences between the layout dimensions and the fabricated devices were observed (table 4.10).

The structures were released after a three steps RIE etching ( $4 \mathrm{~min} 30 \mathrm{sec}+3 \mathrm{~min}$ $+3 \mathrm{~min})$ and the subsequent wet etching to erase the oxide below the structure. Figure 4.25 shows two polysilicon c.c. beam structures after the releasing process. In figure 4.25 a FIB cut is performed in the middle of the released structure in


Figure 4.23: SEM image of a FIB cut in an unreleased two driver poly resonator. Theoretical dimensions $\mathrm{w}=60 \mathrm{~nm}, \mathrm{t}=100 \mathrm{~nm}, \mathrm{~s}=185 \mathrm{~nm}$.


Figure 4.24: A) Polysilicon c.c. beam resonator. B) Polysilicon cantilever resonator. Dimensions details in table 4.10.

|  | Length $(\mu \mathrm{m})$ | Width (nm) | Gap (nm) |
| :---: | :---: | :---: | :---: |
| C.C. Beam <br> Layout | 4 | 150 | 180 |
| C.C. Beam <br> measured | 4.05 | 154 | 190 |
| Cantilever <br> Layout | 1.5 | 60 | 180 |
| Cantilever <br> measured | 1.58 | 68 | 175 |

Table 4.10: Layout and experimental polysilicon devices dimensions of the designs showed in figure 4.24 A ) and B).
order to check that there is not oxide under it, as it can be observed (the structure bends upward due to residual stress).


Figure 4.25: A)SEM image of a released poly resonator B) SEM image of a released resonator that presents a FIB cut in its central area.

In order to summarize all the devices presented in this section table 4.11 shows the different designed devices with main fabrication results.

### 4.6 Electrical characterization

In this section the electrical characterization of the resonators exposed in previous section will be shown. The electrical setup to characterize the resonators frequency response is showed in figure 4.26. The beam is biased at a fixed voltage (using the DC source Keithley 230), while an AC signal is applied to one of the electrodes (Network Analyzer Agilent E5100A output) to induce the beam movement and the generated capacitive output signal is measured in the other electrode connected to the input of the network analyzer. The frequency response of the transmission parameter ( $S_{21}$ parameter) is acquired.

The electrical characterization of the mechanical switches developed in metal M1 will be presented in section 5.3.
$\left.\begin{array}{ccccc}\hline \text { Layer } & \text { Device } & \text { Dimensions } & \begin{array}{c}\text { Theoretical } \\ \text { Features }\end{array} & \begin{array}{c}\text { Fabrication } \\ \text { (Comments) }\end{array} \\ \hline \text { M7 } & \text { Resonators } & & & \begin{array}{c}\text { ( }\end{array} \\ \text { Encapsulation } \\ \text { and passivation } \\ \text { residues appears } \\ \text { on the M7 } \\ \text { devices }\end{array}\right]$

Table 4.11: Fabricated devices using ST 65 nm CMOS technology.

### 4.6.1 M6 resonator

Figure 4.27 presents the M6 C.C. beam frequency response, in magnitude and phase, for different polarization voltages. The characterization was performed in ambient condition (room temperature and atmospheric pressure) using an excitation voltage of $V_{A C}=0 \mathrm{dBm}$ and varying resonator bias voltage $V_{D C}$. High operating voltages are necessary due to the big gap between the resonator and driver ( 500 nm ). However robust behavior was demonstrated despite the high operating voltage.


Figure 4.26: Test setup for two port frequency characterization measurement.

The resonance frequency is at 14.1 MHz approximately (at 80 V ), near the theoretical value ( 14.9 MHz computed with $\mathrm{E}=117 \mathrm{GPa}$ and $\rho=8820 \mathrm{~kg} / \mathrm{m}^{3}$ ).


Figure 4.27: Frequency response A) magnitude and B) phase of the M6 c.c. beam $(\mathrm{l}=10 \mu, \mathrm{w}=400 \mathrm{~nm}, \mathrm{t}=900 \mathrm{~nm}, \mathrm{~s}=500 \mathrm{~nm})$ for different DC bias $\left(V_{A C}=0\right.$ $\mathrm{dBm})$ in air conditions.

Figure 4.28 shows how the resonant frequency varies with $V_{D C}$. It shows a linear dependence between the resonance frequency and the square of the effective driving voltage due to the spring-softening effect. The measured slope -15.4 $\mathrm{Hz} / \mathrm{V}^{2}$ is smaller than the theoretical approximated value, $-88.5 \mathrm{~Hz} / V^{2}$, given by the expression 2.36. Note that the theoretical value is overestimated as it is calculated considering that at movement the beam and driver acts as a parallel plate capacitor and the beam profile is not taken into account.


Figure 4.28: Plot of the resonance frequency versus squared effective DC-Bias for the M6 C.C. Beam $\left(V_{A C}=0 d B m\right)$.

The Q value of the resonator has to be calculated from the phase measurements, as no 3 dB peak is obtained in air measurements (see expression 2.28). The obtained value at $V_{D C}=95 \mathrm{~V}$ is 25 . The low value of the quality factor could be caused by the reduction of the Q due to air damping or can be caused by the electrical characterization as the parasitic feedthrough capacitor between PADS that can mask the resonance peak, obtaining a lower value. To calculate its value expression 2.50 is used with the anti-resonance and resonance values obtained from the characterization at $95 \mathrm{~V}\left(f_{o}=14.07 \mathrm{MHz}, f_{p}=14.15 \mathrm{MHz}\right)$, getting a parasitic capacitance of 0.74 fF .

### 4.6.2 M1 and Polysilicon resonators

Although M1 and Polysilicon devices were released, as it is shown in figures 4.25 and 4.22 , resonance was not measured using a capacitive readout.

As it was shown in section 2.3, the ratio between the parasitic impedance and the motional resistance indicates if the motional current is masked by the parasitic capacitances (see equation 2.49). $R_{m}$ is obtained from expression 2.48, while the parasitic capacitance $\left(C_{P A R}\right)$, mainly produced by fringe capacitance between

PADS $\left(C_{p p}\right)$ and excitation and readout electrodes $\left(C_{d r i}\right)$ (see figure 2.8), can be estimated using Coventor simulations ( $C_{P A R}=C_{d r i}+C_{p p}$ ).

In addition the value of the motional current has to be taken into account in order to check if our equipment is able to measure its output level. The value of the motional current under capacitive detection can be estimated using expression 2.40 .

Parasitic capacitance values and motional resistance of M1 and poly resonator are summarized in table 4.12 :

| Design | Dimensions | $\begin{gathered} R_{m} \\ (\mathrm{M} \Omega) \end{gathered}$ | $\begin{gathered} C_{P A R} \\ Z_{p}\left(\omega=\omega_{o}\right) \end{gathered}$ | $I_{m} / I_{p}$ | $I_{m}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Poly <br> Cantilever | $\begin{aligned} & \mathrm{l}=1.5 \mu \mathrm{~m}, \\ & \mathrm{w}=60 \mathrm{~nm}, \\ & \mathrm{~s}=180 \mathrm{~nm}, \\ & \mathrm{t}=100 \mathrm{~nm} \end{aligned}$ | 16.79 | $\begin{gathered} C_{p p}=0.25 \mathrm{fF} \\ C_{d r i}=26.1 \mathrm{aF} \\ C_{P A R}=0.27 \mathrm{fF} \\ Z p(36 \mathrm{MHz})= \\ 16.37 \mathrm{M} \Omega \end{gathered}$ | 0.97 | 13 nA |
| Metal 1 <br> (M1) | $\begin{gathered} \mathrm{l}=3.17 \mu \mathrm{~m}, \\ \mathrm{w}=90 \mathrm{~nm}, \\ \mathrm{~s}=90 \mathrm{~nm}, \\ \mathrm{t}=180 \mathrm{~nm} \end{gathered}$ | 4.20 | $\begin{gathered} C_{p p}=0.25 \mathrm{fF} \\ C_{d r i}=105 \mathrm{aF} \\ C_{P A R}=0.35 \mathrm{fF} \\ Z p(34 \mathrm{MHz})= \\ 13.37 \mathrm{M} \Omega \end{gathered}$ | 3.18 | 54 nA |

Table 4.12: Electrical model parameter for poly and M1 resonator. ( $V_{A C}=0$ $\mathrm{dBm}, V_{D C-\text { poly }}=20 \mathrm{~V}, V_{D C-M 1}=15 \mathrm{~V}$ and $\left.\mathrm{Q}=100\right)$.

As it can be observed a $I_{m} / I_{p}$ ratio near 1 is obtained for the poly resonator while a higher value (3.18) is obtained for the M1 device thanks to its smaller gap (a lower motional resistance, $R_{m}$, is obtained). In addition the value of the motional currents are in the nano-Amps range, currents that can be measured using the Network Analyzer (Agilent E5100A).

The value of the parasitic capacitance was measured experimentally measuring the background level of the magnitude frequency response for excitation frequencies much higher than the resonant frequency $\left(\omega \gg \omega_{o}\right)$, where the current at the output is mainly given by the parasitic branch due to the high impedance of the RLC, and biasing the beam to $V_{D C}=0 V$. Under this conditions, the experimental values obtained were bigger than the theoretical ( 3.61 fF for poly and 12 fF for

M1 resonator) preventing capacitive read-out. In fact with this larger parasitic capacitances the ratio $I_{m} / I_{p}$ is 0.07 for poly and 0.09 for M1 device.

In order to overcome this problem, an amplifier stage could be integrated at the output of the resonator to decrease parasitic capacitance [20]. The readout circuitry has to be integrated on-chip along with the mechanical transducer in order to eliminate the parasitic capacitance introduced by the bonding pads and external wires. This is the one of the main advantages of CMOS-MEMS, the possibility of co-integrated MEMS and circuitry in the same fabrication process.

Another possible solution is to change the transduction method. It has to be easily implemented using a CMOS-MEMS approach and as a consequence it has to be based on CMOS-compatible material. In addition the provided output signal should be high enough to be detected without any additional circuitry despite the device size reduction. A good candidate to substitute capacitive readout in these minimum dimensions devices could be resonant gate transduction that get benefit of the gain of a transistor to produce high motional currents. It is based on the modulation of the charges on a transistor by the movement of a mechanical structure. This transduction method will be studied and implemented in a CMOS technology (AMS $0.35 \mu \mathrm{~m}$ ) in chapter 6.

Meanwhile, further efforts using mixing technique [131] or optical transduction [132] can be performed in order to obtain the device resonant response and study the mechanical properties of the fabricated devices.

### 4.7 Conclusions

MEMS devices were successfully integrated on ST 65 nm technology, the smallest node where released MEMS devices has been fabricated (see tables 4.1 and 4.2).

A combination of wet and dry etching processes has been established to release minute resonators monolithically integrated in this CMOS process. It has been
successfully demonstrated that it is possible to fabricate devices based on polysilicon layer and M1 copper layer with dimensions down to $60 \mathrm{~nm} \times 100 \mathrm{~nm}$ and 90 x 180 nm respectively. The resonators size is similar than bottom-up nanowires, but with the advantages of a fully CMOS integrated process, which overcome the problem of further mass-production. They are the smallest devices fabricated following a CMOS-MEMS approach as it can be observed in table 4.13 that compares the fabricated devices with the previous smallest CMOS-MEMS reported in tables 4.1 and 4.2 .


Table 4.13: Minimum dimension CMOS-MEMS State of the Art.

## Chapter 5

## CMOS-MEMS switches

> In this section MEMS switches fabricated using an intra-CMOS approach in AMS $0.35 \mu \mathrm{~m}$ and ST 65 nm commercial CMOS technologies will be presented. They can be divided in three different groups: MEMS switches implemented in AMS $0.35 \mu \mathrm{~m}$ BEOL metal layers or stack of BEOL metal materials, mechanical switches based on AMS $0.35 \mu \mathrm{~m}$ Metal-Insulator-Metal capacitive module and finally copper switches implemented in Metal 1 of ST 65 nm technology.

### 5.1 Switches based on AMS $0.35 \mu \mathrm{~m}$ back-end metal layers

This section presents $0.35 \mu \mathrm{~m}$ CMOS AMS metal MEMS switches monolithically integrated using the fabrication process previously reported in section 4.1.1. In this way advantages in terms of CMOS mass production capability, fabrication process robustness and the possibility of $\mathrm{M} /$ NEMS integration with an additional circuitry without any additional effort are demonstrated.

### 5.1.1 MEMS devices

Three Terminals (3T) MEMS switches were designed (figure 5.1 A) and B)). The main advantage of 3 T configuration is that actuation and read-out can be done at different voltages as the movable structure (BEAM) will contact only with the read-out electrode (READ) thanks to a smaller gap, in comparison with the actuation electrode (ACTUATOR).


Figure 5.1: A) M4 configuration where it can be appreciated how de readout electrode is composed of a pillar formed by M4-VIA3-M3. B) Stack configuration switch composed by a clamped clamped beam where we have defined two actuator electrodes (blue) and a read-out electrode (light brown) with a smaller gap. C) M4 Switch cross section. D) M4-VIA3-M3 stack configuration cross section.

For an in-plane c.c. beam configuration, the snap-in voltage value is given by (equation 3.11 and 2.21):

$$
\begin{equation*}
V_{P I} \propto \sqrt{\frac{E}{\varepsilon} \frac{w^{3} s^{3}}{l^{4}}} \tag{5.1}
\end{equation*}
$$

As it can be observed from equation 5.1, small gaps and widths are necessary in order to get low snap-in voltages. Respect the length, there is a trade-off between the snap-in voltage and the overall rigidity of the structure which can
be stuck to the electrode if very long structures and thus low k structures are defined. In relation with the material for the MEMS switch we are limited by the different layers that AMS 0.35 um CMOS technology offers: aluminum (metal layers), tungsten (VIAS) and polysilicon (transistor gate). The smallest width and gap are achieved using polysilicon. However it was found [130] that it shows low $I_{O N} / I_{\text {OFF }}$ current ratio (due to a big contact resistance value) and poor reliability, despite its small gaps (length $=13 \mathrm{um}$, length coupling $=9 \mathrm{um}$, width $=0.35 \mathrm{um}$ and gap $=40 \mathrm{~nm}$ ). In this section we present two different approaches using the back-end of line (BEOL) metal layers of the CMOS technology: aluminum switches (using the top metal layer, M4) and aluminum-tungsten stack (using the M4-VIA-M3 layers as a stack), see cross sections in figure 5.1.

The M4 aluminum switches configuration tries to maximize the actuation coupling area with a novel structure based on a modified clamped clamped beam. In this configuration the read electrode is placed in the middle of the clamped-clamped beam, through a squared cavity which is electrically contacted and mechanically anchored using vias to the M3 layer in a 3D design (figure 5.1 A and figure 5.2). In this way all the beam length is active for actuation. The advantage of the second approach, based on a thick metal stack, is that it can support higher currents and eventually it will present smaller ON resistance due to a bigger contact area in comparison with the M4 approach. The stack approach is composed of Al, thin layers of TiN and tungsten W , with an overall thickness of $2.39 \mu \mathrm{~m}$ (see figure 5.1 D). This latter material has high melting point that makes it suitable to stand high temperatures that appears in the snap-in event due to the Joule effect, increasing the switch yield. We have observed that during the releasing process the aluminum at the edges is etched so we expect that tungsten will be the contact material on this stack configuration (see figure 5.3 B).

The fabricated 3 T switches are shown in the scanning electron microscope (SEM) images in figure 5.2 and 5.3. Due to the length of the beams a clamped-clamped configuration has been used instead of a cantilever in order to avoid stress and sticking problems, despite higher snap-in voltages will be obtained. In both configurations (M4 and M4-VIA-M3) the gap between the actuator electrode and
the beam is designed in the layout at 500 nm while the gap between the read electrode and beam is defined at 400 nm . These are the minimum distances which have been proven to be attained from the used CMOS technology (according to the technology rules the minimum allowable distance between M4 layers is 600 nm ). Note from these SEM images that the experimental gaps are a bit smaller than the defined layout gaps: 460 nm for the actuation and 310 nm for the readout gap in the M4 Switch (see figure 5.2 ) and $420 \mathrm{~nm} / 300 \mathrm{~nm}$ respectively in the stack approach (see figure 5.3).


Figure 5.2: SEM images of a M4 clamped-clamped beam switch (length $=19 \mathrm{um}$, width $=600 \mathrm{~nm}$ ) and frequency response (inset).


Figure 5.3: A) Stack configuration clamped-clamped beam SEM images (length $=30 \mathrm{um}$, width $=1.5 \mathrm{um}$, ) and frequency response (inset). B) Lateral tilted SEM image where the different stack material after MEMS releasing can be observed.

In the insets of both figures 5.2 and 5.3 the clamped-clamped beam frequency response in ambient conditions is provided in order to demonstrate that the MEMS
structures are fully released. The experimental resonant frequency for the M4 configuration is 12 MHz which is coherent with the computed in-plane fundamental frequency ( $\mathrm{f}=11.9 \mathrm{MHz}$ ) considering a simple clamped-clamped beam (not real structure) composed exclusively of $\operatorname{TiN}(l=19 \mathrm{um}$ and $\mathrm{w}=600 \mathrm{~nm})$. We are assuming that almost all the Aluminum has been erased during the releasing process as it is clearly seen in the SEM image of figure 5.2, thus only TiN has been used as material for the computation. For the stack configuration we have used finite element simulation due to the different materials layers, obtaining a fundamental resonance frequency at 9.1 MHz which is in accordance to the experimental one.

### 5.1.2 Electrical characterization

The electrical characterization of the switching behavior was done using a parametric semiconductor analyzer (B1500A from Agilent). A voltage sweep is applied to the actuator electrode while the beam is polarized to a fixed voltage and the current is measured in the three terminals. Figure 5.4 shows the electrical response of the M4 switch. As it can be seen snap-in phenomenon appears at $18.8 \mathrm{~V}(21.8$ V at the actuator minus 3 V at the beam) showing an $I_{O N} / I_{O F F}$ ratio of 300 , with a computed slope of 24 mV /decade. The gradual pull-out behavior found in figure 5.4 A ), is due to a weak elastic force of the CC beam to overcome the adhesion forces between the driver and the beam. Similar behavior has been reported in [133]. The switch was operated over 20 cycles (see figure 5.4 B )). It can be seen how the $I_{O N}$ current is reduced in the last cycle, due to an increase in the contact resistance value.

Figure 5.5 shows the electrical response of the stack configuration switch during a voltage sweep. As it can be observed, the snap-in event is detected in the actuator and beam electrode when 51 V are applied in the actuator terminal. In the readout electrode this phenomenon can be detected at a smaller voltage (47.9 V) thanks to its smaller gap, although its poor contact resistance produces a small current variation (see current in figure 5.5 top). In this way a 3 T switching behavior is demonstrated for the stack configuration although the current level is too low for


Figure 5.4: A) M4 Switch (device figure 2a, length $=19 \mu \mathrm{~m}$, width $=600 \mathrm{~nm}$, so $=500 \mathrm{~nm}, \mathrm{~s} 1=400 \mathrm{~nm}$ ) electrical characterization showing snap-in when the actuator reached 21.8 V . B) Different cycles of switching events are shown (only sweep up) . Note the degradation on the $I_{O N}$ current level of last cycles (20th).
a proper operation. Considering snap-in with the actuation electrode (as a 2 T switch) this stack configuration presents a bigger $I_{O N} / I_{O F F}$ ratio ( $1.10^{3}$ ) than M4 approach. This stack switch worked for several tens of cycles with a computed slope of 5 mV /decade which is comparable with the ones reported in [76] [74] in which a non monolithical CMOS integration approach is used.

In both cases the switching behavior, with a clear difference between ON and OFF current levels, occurs when the beam is contacting directly with the actuator electrode instead of contacting only with the read electrode. In order to avoid this effect (catastrophic pull-in) the read-out gap ( $s_{\text {READ }}$ ) should be smaller than 0.44 the actuation gap $\left(s_{A C T}\right), s_{R E A D}<0.44 \cdot s_{A C T}$. As the minimum gap defined in this layer is 400 nm , the actuation gap should be bigger than $909 \mu \mathrm{~m}$ obtaining very high snap-in voltages. In the stack configuration the current at the readout electrode shows a low value due to a poor constant resistance. It has also been found that some of the tested devices required very high snap-in voltages which irreversibly damage the switch due to field emission. Although we have reported switching behavior, new designs and approaches must be developed in order to decrease the snap-in voltages and obtain real $3-\mathrm{T}$ operating switches using the BEOL metal layers of the CMOS technologies. Among them, we will consider new structures based on cantilevers and the use of the capacitive modules available in analog CMOS technologies based on MIM (metal insulator metal) modules which offer gaps smaller than 50 nm .


Figure 5.5: Stack Switch electrical characterization showing the hysteresis cycle due to snap-in (blue arrow) and snap out (red arrow) . Current level at the actuator (Bottom) and Beam (middle) is almost the same after the snapin event. However, at the read out electrode (top curve) the snap-in event is detected for a smaller voltages being the current change almost negligible.

### 5.2 Switches based on capacitive MIM module

In the previous section, MEMS switches were fabricated using the back-end metal layers of AMS 0.35um CMOS technology. However their large gaps translated into high pull-in voltages. With the aim of getting small gaps the Metal-Insulator-Metal (MIM) module, available in analog CMOS technologies, has been used to define the mechanical structures. A schematic view of the MIM module is presented in figure 5.6. It is formed by a metal insulator metal sandwich whose insulator layer (based on nitride) presents a small thickness ( 27 nm ). Thanks to this feature, big capacitances can be fabricated using small areas and makes it attractive to
define out of plane mechanical switches. Once we have defined a structure using the METCAP layer, it will be released using a wet etching process based on a buffered HF solution previously reported [91]. Metal 2 layer will act as the bottom excitation electrode and METCAP (Titanium Nitride with a Young Modulus, $\mathrm{E}=600 \mathrm{GPa}$ [76]) will be the mobile structure. The main problem in order to use this novel approach is that MIM module design rules fix the minimum dimensions to $4 \mathrm{um} \times 4 \mathrm{um}$ area. In order to make the releasing process easier, dummies structures with a minimum dimension of 500 nm (figure 5.6 B ) will be used as the mechanical movable structure. A METCAP dummy structure is placed besides a regular MIM capacitance that will act as the anchor of the cantilever movable switch, figure 5.6 C).


Figure 5.6: . A) MIM module schematic view. B) METCAP dummy element for implement NEMS cantilever. It can be observed how to release just the cantilever an opening in the encapsulation is defined above it (white square), preventing the releasing of the anchor. C) Electrical characterization SETUP of the cantilever switch. SMU1 and 2 are the two Source-MeasurementUnits corresponding to B1500A semiconductor analyzer used for the electrical characterization.

### 5.2.1 Devices design

Using this approach two terminals $(2-\mathrm{T})$ out of plane switches have been developed, using two different structures: cantilever beams (figure 5.7) and semi-paddle structures (figure 5.8). It can be seen in figure 5.7 C ) how the 27 nm gap has been obtained without any complex fabrication process, just taking advantage of the high performance that commercial CMOS technologies offer.

The semi-paddle structure has been designed in order to have three different states. The first one is the equilibrium position (state A in figure 5.8) when no voltage is applied and an air gap separates the structure and the electrode. In the second state (state B in figure 5.8) the tip of the switch makes contact as a consequence of the torsional movement produced in the paddle anchors. In the third state (state C in figure 5.8) the snap of the whole paddle structure is produced. In order to have these three states, it is important to have special careful on the paddle anchors design, in our particular case simple beams with $l_{a}, w_{a}$ and $t_{a}$ dimensions.

Once the torsional pull-in has been produced the semi-paddle has a configuration in which one side is in contact with the electrode and the other side is supported by the anchors (Fig. 5.8 state B). If the contact resistance were low, ideally zero, it can be supposed that the semi-paddle and electrode would be at the same voltage, disappearing the electrostatic force. However, as the contact resistance is high (due to a small contact area) the voltage difference is kept and this second configuration can have a second pull-in, collapsing the whole semi-paddle structure. This behavior will depend on the value of the anchors spring constant. In order to have this two step pull-in processes, the voltage difference necessary to make pull-in of the whole structure in the out-of-plane mode, (state C in Fig. 5.8) has to be larger than the torsional pull-in (state B in Fig. 5.8).

The pull-in voltage due to torsional movement is given by the expression 5.2 [134]

$$
\begin{equation*}
V_{S N A P-T O R}=0.6432 k_{o} \beta^{-3 / 2} \tag{5.2}
\end{equation*}
$$



Figure 5.7: A) SEM Image of a cantilever Switch. (METCAP layer has been coloured for easy recognition). B) SEM Image of A-B FIB Cross section. C) Zoom to show the 27 nm gap.
(in our particular case $\beta=1$ because our actuation driver covers all the semi-paddle area). $k_{o}$ is given by the expression 5.3 where $S_{o}$ (equation 5.4 ) is the stiffness and $I_{p}$ (equation 5.5) is the moment of inertia of a cross section beam whose width $w_{a}$ is bigger than the thickness t , s is the gap, $\varepsilon$ is the permittivity of air $\left(8.85 .10^{-12}\right.$ $\mathrm{F} / \mathrm{m}$ ) and G is the TiN shear modulus ( $\mathrm{G}=300 \mathrm{GPa}$ ) [135]).

$$
\begin{gather*}
k_{o}=\left[\frac{2 S_{o} s^{3}}{\varepsilon L W^{3}}\right]^{1 / 2}  \tag{5.3}\\
S_{o}=\frac{2 G I_{p}}{l_{a}}  \tag{5.4}\\
I_{p}=\left[t^{3} w_{a}\left(\frac{1}{3}-0.21 \frac{t}{w_{a}}\left(1-\frac{t^{4}}{12 w_{a}^{4}}\right)\right)\right] \tag{5.5}
\end{gather*}
$$



Figure 5.8: SEM Image of a Semi-Paddle Switch and a schematic of its operation modes at the cross section A-B defined in the SEM image: State A: without actuation voltage, State B: pull-in due to the torsional movement of the paddle anchors, State C: pull-in due to the flexural movement of the paddle anchors.

In order to calculate the pull-in value of configuration C (figure 5.8) some assumption will be taken to obtain a simple analytical expression. It will be assumed that the anchors act as two cantilevers connected in series ( $k_{T}=2 k_{C}$, equation 5.7) , fixing the spring constant value in equation $5.6[8]$ and the gap $\mathrm{s}=27 \mathrm{~nm}$ constant along the structure despite the tilt. Moreover, as the angle between the structure and the electrode is small at contact $\left(\Phi=\arcsin (\mathrm{s} / \mathrm{W})=\arcsin \left(27.10^{-9} / 2,2.10^{-6}\right)=0,7^{\circ}\right)$ parallel plate capacitance will be assumed to calculate the coupling capacitance Co (equation 5.8). E is the TiN Young modulus ( 600 GPa [76]).

$$
\begin{align*}
V_{S N A P_{-} V E R} & =\sqrt{\frac{8}{27} \frac{s^{2} k_{T}}{C_{o}}}=\sqrt{\frac{4}{27} \frac{s^{2}\left(2 k_{C}\right)}{C_{o}}}  \tag{5.6}\\
k_{C} & =0.25 E w_{a}\left(\frac{t_{a}}{l_{a}}\right)^{3} \tag{5.7}
\end{align*}
$$

$$
\begin{equation*}
C_{o}=\frac{\varepsilon L W}{s} \tag{5.8}
\end{equation*}
$$

In Figure 5.4 the two magnitudes are represented for a given coupling area ( $\mathrm{L}=2.7$ um and $\mathrm{W}=2.2 \mathrm{um}$ ) supposing a 600 nm anchors width and their length is varied in order to get the value that satisfies this condition. As it is shown for length values shorter than (1.2 um) a Tri-state switch can be obtained. In addition, it is interesting to highlight that the length of the anchors would fix the voltage difference between states.


Figure 5.9: Analytical prediction of the pull-in voltages for 600 nm wide anchor. It can be observed how the voltage difference between states can be fixed choosing a given length

### 5.2.2 Electrical characterization

Once the chips were post-processed to release the structures, we carefully characterized the devices and measure the two-terminal switching behavior using a semiconductor Devices Analyzer (Agilent B1500A).

### 5.2.2.1 Cantilever switch

Cantilever beams with different lengths ( $2.5 \mu \mathrm{~m}, 2.0 \mu \mathrm{~m}$ and $1.5 \mu \mathrm{~m}$ ) and the same width, 580 nm , were characterized, presenting the responses showed in figure 5.10. The pull-in events take places at $11,6 \mathrm{~V}, 16,7 \mathrm{~V}$ and 19 V (respectively) and the pull-out at $2 \mathrm{~V}, 4 \mathrm{~V}$ and 18 V approximately. Pull-in voltages increase as the beam length is reduced since the beam spring constant is higher. Thanks to this spring constant increase, higher pull-out values are obtained, since the elastic restoring forces are bigger and attractive forces like Van der Waals forces can be more easily overcame. Its hysteresis behavior makes these devices suitable for memory applications. The switches worked for a few cycle, remaining them stuck, as it is shown in figure 5.11.

In order to improve the reliability of the MIM switch an atomic layer deposition (ALD) was done [76] depositing $8 \mathrm{~nm} \mathrm{Al}_{2} \mathrm{O}_{3}$ oxide. Figure 5.12 shows its electrical characterization showing a lower pull-in voltage (compared with the same device without ALD). Moreover, a good $I_{\text {ON }} / I_{\text {OFF }}$ ratio $\left(10^{4}\right)$ was obtained, where the $I_{O F F}$ value is given by the experimental set-up and $I_{O N}$ value is fixed by the semiconductor analyzer compliance and an additional resistance of $500 \mathrm{M} \Omega$ to avoid abrupt current peaks. Abrupt behavior (at least $5 \mathrm{mV} /$ decade) during switch-on transition can be observed (see figure 5.12 inset). It was found that the reliability was improved, making the switch works for ten cycles, remaining then stuck (see 9th response in figure 5.12). It can also be appreciated, how the pull-in voltages are reduced as the number of operating cycles is increased. This effect could be explained by an accumulation of charges in the dielectric deposited by ALD [136] [137]. Charges can be stored in these layers, adding an electrostatic force that could reduce the initial gap, as it was observed in some devices (Figure 5.13) that presented lower pull-in values ( 5 V was the minimum value observed).

In table 5.1 a summary of the main attributes of the designed MIM switches is presented and compared with the state of the art of minimum dimensions top down switches. It can be observed how using a fabrication process based on a commercial CMOS technology similar features have been obtained in terms of


Figure 5.10: Electrical measurement for different cantilever lengths (width $=580 \mathrm{~nm}$, thickness 120 nm ).
abrupt behavior (at least $5 \mathrm{mV} /$ decade), $I_{O N} / I_{O F F}$ ratio ( $10^{4}$ ) and low pull-in voltages ( 5 V ) making our approach competitive with the state of the art switches.

### 5.2.2.2 Semi-paddle switch

Semi-Paddle switches electrical characterization with the two different pull-in events is presented in Fig. 5.14. The first pull-in, corresponding to the torsional mode, occurs at 10.7 V while the vertical pull-in takes place at 15 V . Both experimental voltages slightly differ from the theoretical values found in Fig. 5.9.

To our knowledge this is the first time that in a $2-\mathrm{T}$ switch three different states are presented, making this device appropriate for three-state logic in digital circuits as


Figure 5.11: Cross section SEM image of a released and stuck $2 \mu \mathrm{~m}$ cantilever after a FIB cut.


Figure 5.12: Electrical measurement after ALD ( $1.5 \mu \mathrm{~m}$ length and 580 nm width) (Just the sweep-up cycles are represented).
registers, bus drivers and flip-flops. It shows a high impedance state when it is not making contact with the electrode and two different states (torsional or flexural) depending on the voltage applied between the structure and driver. Therefore, using this switch the number of bits could be reduced in memory and logic applications, as 3 different states are obtained just applying one voltage difference (actuation voltage), in contrast to common memories where two different bits (voltages) are necessary in order to obtain 3 different states $(00,01,10)$.


Figure 5.13: Cantilever switch ( $1.5 \mu \mathrm{~m}$ length and 580 nm width ) electrical characterization after ALD process ( $8 \mathrm{~nm} \mathrm{Al}_{2} \mathrm{O}_{3}$ oxide). The variation in the pull-in and pull-out voltages respect other measured designs is attributed to charge accumulation on the dielectric.


Figure 5.14: Semi-paddle switch electrical characterization where two different pull-in events can be observed. For each state, finite element simulation is shown.

| Material | $\begin{aligned} & \text { length (1) } \\ & \text { gap (s) } \end{aligned}$ | $V_{P I}$ | $I_{\text {ON }} / I_{O}$ | /decade | CMOS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SiC [49] | $\begin{gathered} \mathrm{l}=6-20 \mu \mathrm{~m} \\ \mathrm{~s}=27-90 \mathrm{~nm} \end{gathered}$ | $1-8 \mathrm{~V}$ | $10^{3}$ |  | NO |
| $\begin{gathered} \mathrm{TiW} / \mathrm{W} \\ {[48]} \end{gathered}$ | $\begin{gathered} \mathrm{l}=1.5 \mu \mathrm{~m} \\ \mathrm{~s}=4 \mathrm{~nm} \end{gathered}$ | 0.4 V | $10^{6}$ | 10 | Suited for NEMS-CMOS hybrid I.C. |
| Pt [74] | $\begin{aligned} & \mathrm{l}=3.5 \mu \mathrm{~m} \\ & \mathrm{~s}=100 \mathrm{~nm} \end{aligned}$ | 4.3 V | $10^{4}$ | 0.8 | NEMS on CMOS |
| TiN [76] | $\begin{aligned} & \mathrm{l}=0.3 \mu \mathrm{~m} \\ & \mathrm{~s}=15 \mathrm{~nm} \end{aligned}$ | 14 V | $10^{5}$ | 3 | $\begin{gathered} \text { CMOS } \\ \text { compatible } \end{gathered}$ |
| TiN [This work] | $\begin{gathered} \mathrm{l}=2.5-1.5 \mu \mathrm{~m} \\ \mathrm{~s}=27 \mathrm{~nm} \end{gathered}$ | 5 V | $10^{4}$ | 5* | Monolithically integrated / MIM configuration |

Table 5.1: Top down switches state of the art. Special attention has been taken to those works that try to minimize switches area and co-integrate them with CMOS (* limit of the experimental set-up).

### 5.3 ST 65nm M1 switches

In this section the electrical characterization of the electromechanical switches developed using ST 65 nm technology will be shown.

In figure 5.15, the SEM image of a $2-\mathrm{T}$ switch developed using Metal 1 is presented.
In order to be able to define the smallest gap ( 90 nm ) the driver is anchored using M2 layer (as it was shown in section 4.5.3).


Figure 5.15: A) Released 2-T M1 switch ( $\mathrm{l}=3.5 \mu \mathrm{~m}$, $\mathrm{w}=100 \mathrm{~nm}, \mathrm{~s}=90 \mathrm{~nm}$, defined on layout.) B) SEM image of a FIB cut before the releasing process.

Again, it can be observed in the FIB cut (figure 5.15 B)) how the beam presents a trapezoidal cross section. This fact will have to be taken into account in order to determine its snap-in voltage. The moment of inertia for a trapezoidal cross section beam is given by expression [8]:

$$
\begin{equation*}
I=\frac{1}{48}\left(b_{1}+b_{2}\right)\left(b_{1}^{2}+b_{2}^{2}\right) t \tag{5.9}
\end{equation*}
$$

where $b_{1}, b_{2}$ are the width of the top and bottom side and t is the thickness of the beam. Therefore the spring constant of the cantilever can be calculated using equation 2.20:

$$
\begin{equation*}
k=\frac{3 E I}{l^{3}}=\frac{3 E}{l^{3}} \frac{1}{48}\left(b_{1}+b_{2}\right)\left(b_{1}^{2}+b_{2}^{2}\right) t \tag{5.10}
\end{equation*}
$$

In our particular case ( $b_{1}=140 \mathrm{~nm}, b_{2}=96 \mathrm{~nm}, \mathrm{l}=3.5 \mu \mathrm{~m}, \mathrm{t}=180 \mathrm{~nm}$ and $\mathrm{E}=117$ GPa ) the spring constant has a value of $0.20 \mathrm{~N} / \mathrm{m}$, almost twice the value of the spring constant supposing a square cross section with a width of $100 \mathrm{~nm}(0.122$ $\mathrm{N} / \mathrm{m})$. Additionally the gap is not constant along the beam thickness. It has a minimum value of 87 nm in the top side and 116 nm at the bottom. So an upper and lower bounds can be fixed for the pull-in voltage using these values and equation 3.12:

$$
V_{P I}=\left\{\begin{array}{l}
s=87 n m \rightarrow V_{P I}=4.71 \mathrm{~V}  \tag{5.11}\\
s=116 \mathrm{~nm} \rightarrow V_{P I}=7.29 \mathrm{~V}
\end{array}\right.
$$

So, theoretically the beam should collapse with the electrode when the voltage difference reach a value ranged from 4.71 V to 7.29 V . Next, the $2-\mathrm{T}$ switches were characterized using the parametric semiconductor analyzer B1500A from Agilent (as, in the previous sections). A voltage sweep is applied on the electrode, the beam is polarized to a fixed voltage (GND) and the current is measured in the two terminals. In addition a $25 M \Omega$ resistance was connected in series with the
cantilever to prevent its damage during hot switching. Figure 5.16 shows its electrical response.


Figure 5.16: Switch electrical response with a protection resistance of $25 \mathrm{M} \Omega$.

Snap-in event takes place at 5.5 V , inside the theoretical range previously fixed, an $I_{O N} / I_{O F F}$ ratio of $1 \cdot 10^{3}$ was measured with a subthreshold swing of 4.3 $\mathrm{mV} /$ decade, beating again the MOSFET limit. However the switch just worked for one cycle remaining then stuck. It could be irreversibly damaged by microwelding. The maximum current that M1 stands (specified by the technology design rules) is 90 nA for a minimum width ( 90 nm ) metal line. In the ON state the current that runs through the M1 layer is bigger than 100 nA (see figure 5.16), exceeding the current limit. To protect the device of high current the value of the protection resistance was increased to $500 \mathrm{M} \Omega\left(I_{\text {limit }}=5 / 500 \mathrm{M} \Omega=0.01 \mu \mathrm{~A}=\right.$ $10 \mathrm{nA})$ ). The electrical characterization of a new devices using this protection resistance is showed in figure 5.17:

In figure A) the first working cycle is represented. The snap-in event takes place at 6.5 V . A $I_{O N} / I_{O F F}$ ratio of $10^{2}$ and abrupt transition around $10 \mathrm{mV} /$ decade between the ON and the OFF state is also demonstrated. Note how the subthreshold swing is reduced due to a lower value of $I_{O N}$ current, that at the same time, improves the reliability of the device avoiding melting. In Fig B its response for


Figure 5.17: A)Switch electrical response. B)Switch electrical characterization in different successive cycles.
different cycles is represented, showing how the snap-in event varies slightly in the different cycles and its response degrades a bit as long as the cycles are performed. In ambient conditions, the copper oxides [138] degrading the operation of the switch in two different aspect:

- Charges can be trapped on the native oxide formed in its surface modifying its snap-in voltage [137].
- Native oxide will increase the contact resistance value and will make it more unstable.

In order to improve the device features, hermetic sealing packaged could be used [139] or the devices could be coated with an additional layer that will be used as contact material. Ruthenium [36], is a good candidate as it forms conductive oxide $\left(\mathrm{RuO}_{2}\right)$ in air, and its hardness is high.

### 5.4 Conclusions

In this chapter successful integration of microelectromechanical switches in commercial CMOS technology has been shown, improving the subthreshold swing that switches based on transistors presents, relieving power consumption problem.

Switches designed in the back end metal layers of a standard CMOS technology have been fabricated and electrical characterized. M4 switches based on Al present a snap-in voltage around 20 V , with two decades $I_{O N} / I_{O F F}$ ratio and 24 $\mathrm{mV} /$ decade slope. The stack configuration based on $\mathrm{Al} / \mathrm{TiN} / \mathrm{W}$ has shown bigger $I_{\text {ON }} / I_{\text {OFF }}$ ratios $\left(1 \cdot 10^{3}\right)$ with smaller subthreshold slopes ( $5 \mathrm{mV} /$ decade). Both configuration switches have been ramped for several decades with almost nonfunctional degradation. From the presented results we can conclude that metal BEOL layers of the CMOS technology are promising candidates to develop MEMS switches with, good reliability and easy and reproducible fabrication process.

Respect switches based on the MIM capacitive module, the small dimensions of the structures (length $1.5 \mu \mathrm{~m}, 580 \mathrm{~nm}$ width and 27 nm gap) ensure a high integration density and consequently a cost reduction. MIM switches presented the lowest snap-in value (see table 5.2) of the CMOS-MEMS switches developed in this thesis, thanks to its small gap ( 27 nm ). Although lower pull-in voltages have been reported using top-down approaches (table 3.3, 3.4) they are not totally CMOS fabricated as our approach, which requires only one additional post-processing step to release the structures. Moreover, the switches present abrupt behavior and a good $I_{O N} / I_{O F F}$ ratio. Further efforts are need in order to improve the reliability. In addition we have presented a 2 -Terminal 3 states switch with promising applications in memory and logic applications.

Copper NEMS switches developed in ST 65 nm CMOS technology presented the most abrupt subthreshold swing ( $4.3 \mathrm{mV} /$ decade) and a good $I_{\text {ON }} / I_{\text {OFF }}$ ratio $\left(10^{3}\right)$. The devices, as the developed in AMS $0.35 \mu \mathrm{~m}$ worked for a few decades.

In table 5.2 all the properties of the switches developed in this thesis are summarized.

| Material | Device | Structure <br> Description | Dimensions | Pull-in <br> Voltage | $I_{\text {ON }} / I_{\text {OFF }}$ | mV/decade | Reliability |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TiN |  | 2-T cantilever | $\begin{gathered} \mathrm{l}=1.5 \mu \mathrm{~m}, \\ \mathrm{t}=150 \mathrm{~nm}, \\ \mathrm{w}=580 \mathrm{~nm}, \\ \mathrm{~s}=27 \mathrm{~nm}, \\ \mathrm{~A}=0.58 \mu \mathrm{~m}^{2} \end{gathered}$ | 5 V | $10^{4}$ | $5^{*}$ | 10 cycle |
| Copper |  | 2-Terminal <br> Cantilever | $\begin{gathered} \mathrm{l}=3.5 \mu \mathrm{~m}, \\ \mathrm{w}=100 \mathrm{~nm} \\ \mathrm{t}=180 \mathrm{~nm}, \\ \mathrm{~s}=90 \mathrm{~nm} \\ \mathrm{~A}=0.63 \mu \mathrm{~m}^{2} \end{gathered}$ | 5.5 V | $10^{3}$ | 4.3 | 20 cycles |
| TiN |  | 3 State 2- <br> Terminal device | $\begin{gathered} \mathrm{l}=2.7 \mu \mathrm{~m}, \\ \mathrm{w}=2.2 \mu \mathrm{~m}, \\ l_{a}=600 \mathrm{~nm} \\ w_{a}=600 \mathrm{~nm} \\ \mathrm{~s}=27 \mathrm{~nm} \\ \mathrm{~A}=5.94 \mu \mathrm{~m}^{2} \end{gathered}$ | $\begin{array}{r} 10.7 \mathrm{~V} \\ 15 \mathrm{~V} \end{array}$ | $10^{2}$ | 20 | 1 cycle |
| Al, TiN |  | C.C.Beam <br> 3-Terminal | $\begin{gathered} \mathrm{l}=19 \mu \mathrm{~m}, \\ \mathrm{w}=600 \mathrm{~nm}, \\ \mathrm{t}=850 \mathrm{~nm}, \\ \mathrm{~s}=460 \mathrm{~nm} \\ \mathrm{~A}=16.15 \mu \mathrm{~m}^{2} \end{gathered}$ | 18.8 V | $3 \cdot 10^{2}$ | 24 | 20 cycles |
| Al, Oxide, TiN, <br> W Stack |  | C.C. Beam <br> 3-Terminal | $\begin{gathered} \mathrm{l}=30 \mu \mathrm{~m} \\ \mathrm{w}=1.5 \\ \mu \mathrm{~m}, \mathrm{t}=2.39 \\ \mu \mathrm{~m}, \mathrm{~s}=500 \mathrm{~nm} \\ \mathrm{~A}=71.7 \mu \mathrm{~m}^{2} \end{gathered}$ | 51 V | $10^{3}$ | 5 | 20 cycle |

Table 5.2: Summary of the CMOS-N/MEMS switches sorted by increasing pull-in voltages (* limit of the experimental set-up).

## Chapter 6

## Resonant gate transistor

> Resonant Gate Transistor (RGT) has emerged as a smart and alternative solution to detect the movement of small structures that produce low level output signal under capacitive read-out. This chapter starts with a brief introduction to the resonant gate transistor configuration followed by its state of the art. Next a theoretical model will be developed using the spring-mass lumped model in order to simulate the MEMS movement and the EKV model to obtain the transistor response. Finally a RGT device will be developed using a commercial CMOS technology (AMS $0.35 \mu \mathrm{~m}$ ). It will be characterized as resonator and mechanical switch.

### 6.1 Introduction

The miniaturization of MEMS devices to the nano scale (NEMS) has allowed the emergence of flexural mechanical resonator operating in the very high frequency range (VHF) [122] [140] [141], bulk resonators operating at GHz frequencies with
high quality factors [142] [143], development of high sensitivy sensor [17] [4] and the definition of low voltage operating switches [56] [48]. For these reasons, N/MEMS have positioned as a emerging technology in RF front-end modules, sensors and memory and logic applications [1].

In order to induce movement on the devices and detect it, electrostatic actuation and capacitive read-out are widely used due to its simple principle, fabrication and implementation. However, as the dimensions are reduced stiffer resonators are obtained and as a consequence smaller displacement is produced, making more difficult to detect its motion if gaps between the structures and drivers can not further be reduced, normally limited by technology. Lower output signal are produced, higher DC voltages are needed to excite movement and a higher motional resistance is obtained (in the $\mathrm{M} \Omega$ range). In order to overcome this problem read-out schemes based on piezoresisitve [143], piezoelectric [31], magnetomotive [144] and high-K materials have been used [145]. However a successful detection is got at an expense of higher power consumption, difficult measurement set-up, the use of not CMOS compatible materials and complex fabrication processes, respectively.

As an alternative to these transduction methods, some solutions have emerged based on the idea of modulate the charge on a transistor by the movement of a mechanical structure. The variation of the position of a structure biased to a fixed potential is equivalent to change the value of the potential in the fixed gate of a common transistor. It was first proposed by Nathanson in 1967 [32] (figure 6.1), in fact some authors consider its work as the born of MEMS, as for the first time mechanical and electrical domains were combined in a single operating device.

In its device configuration a metal beam electrode, clamped on one end to an insulating oxide, is fabricated parallel to and suspended over the surface of a silicon slice. Underneath the tip of the beam there is an insulated input force plate. Voltages applied to this plate exert electrostatic forces on the beam electrode causing it to vibrate. Only at the mechanical resonance frequency of the beam the vibration is appreciable. Vibrations of the beam are detected as variations of field effect inducing charge modulation in the channel region of a normally ON MOS


Figure 6.1: Nathanson resonant gate device. Image extracted from [32].
transistor underneath the middle of the beam. An output voltage amplified by the transistor gain is extracted at the drain of the device. It is this amplification effect that makes RGT attractive in NEMS sensing. As it is known, the transistor output current increases with the reciprocal of the beam width, i.e. the MOSFET drain current is higher for a smaller channel length, due to the MOS amplification effect. Just the opposite effect is observed using a capacitive readout when the dimensions of the beam are reduced, lower coupling area are obtained and as a consequence lower output current are produced (see figure 6.2).


Figure 6.2: Comparison of simulated peak current associated with capacitive and MOSFET detections for various beam widths. Image extracted from [146]

### 6.2 State of the Art

Following the approach/idea of Nathanson and co-workers [32] numerous works have combined the use of mechanical structures and transistor devices, to detect mechanical movement and to develop mechanical switches. Two different approaches can be distinguished:

- Resonant Gate Transistor

In this approach the resonator, which is the transistor gate, resonates over the transistor channel modifying the inversion charge. This configuration follows Nathanson's proposed model [32].

Different proposals have appeared last years using this scheme but applying different fabrication processes, being CMOS compatible. In the first one, the resonator and transistor are defined on different layers, see figure 6.3 A). The transistor is defined on Silicon while the gate/resonator is built in a top metal (AlSi) [147] or a metal-oxide stack [148] above the transistor surface. In order to get a gap between the transistor surface and resonator a sacrificial layer (polysilicon) is deposited between them that is then etched (based on a $S F_{6}$ dry etching [147] or on a $\mathrm{H}_{2} S O_{4}$ and TMAH wet etching process [148]).


Figure 6.3: RGT approaches. A) Out of plane resonant gate transistor and B) in-plane configuration. Figures extracted from [147] [149], respectively.

The second approach shows the same working principle but in this case the devices are fabricated using a Silicon On Nothing (SON) or Silicon on

Insulator (SOI) technology using the upper silicon layer as structural layer and defining gaps using E-beam lithography [149]. Transistor and beam are built in the same layer. The transistor is defined with an implantation of phosphorous to define gate, source and gate. The gate resonates in plane with the channel (in the same horizontal plane)(Figure 6.3 B)).

Respect the transistor types, partially depleted SOI [147] and enhancement mode transistor [148] [149] have been used, although it has been found that during the RGT implementation charges trapped on the oxide varies its original behavior [149].

- Resonant Channel/Body Transistor

A different approach is to define the channel on the resonant structure as it is shown in figure 6.4. Numerous works has appeared using this read out scheme ([150],,[151] [33]) and although the channel is defined on the beam in all of them, different working principle are used. If the active area on the structure does not present a high stress while it is resonating (figure 6.4 A)) the channel is modulated by the proximity to the gate, as in the previous section [150]. However, if the active area is stressed at movement not only the modulation of charge is exploited, the silicon resistance is also modulated [151] (figure 6.4 B)). The contribution of these two effects will depend on the dimensions of the structure. Additionally, active areas has been defined on small bulk resonators [33]. In this configurations the elastic waves produces on the structure modulate the output current changing the carrier mobility by piezoresistive modulation [100] [33] (figure 6.4 C)).


Figure 6.4: Resonant body transistor configurations extracted from [150],[151] [33], respectively.

Although it is not a transduction method properly based on a transistor, it is worthy to mention read-out and actuation schemes based on P-N junction [152] [153] [154], whose operating principle is similar to the resonant gate: the modulation of the current in the P-N junction is produced by the variation of an electric field induced by a resonant beam.

In table 6.1, the most representative works of the different approaches mentioned before are shown.

All these devices can also be divided into two different groups depending on the coupling between excitation and readout schemes:

- approaches that decouple the excitation and readout [32][33][150][151][155]. Based on Nathanson original configuration an electrode is used to excite the movement on the beam but the polarization of the transistor that detect the movement can be fixed independently.
- approaches whose electrostatic force is produce by the charges in the channel and the polarization of the beam [147][148]. So the DC voltage applied to the beam fixed the electrostatic force and the state of the transistor.

Once all the different approaches have been shown, we will focus on the out of plane resonant gate transistor configuration (first approach) because its fabrication process is more easily reproduced on CMOS-MEMS. The impossibility of having different dopant concentration in a same layer using maskless post-CMOS process makes the second configuration not suitable to our approach.

| $\begin{aligned} & \text { Approach } \\ & \text { (Year) } \end{aligned}$ | Device | Operation principle | Material | Dimensions length (1), width (w), thickness (t), gap (g) | $f_{o}$ | $\begin{gathered} \mathbf{Q} \\ \text { (Vacuum) } \end{gathered}$ | Operating Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gate resonating (out of plane) (2006) [147] |  | Position of the gate modulates the charges in the channel | Aluminum Silicon alloy (1\%) | $\begin{gathered} \mathrm{l}=34-10 \mu \mathrm{~m}, \\ \mathrm{w}=6-8 \mu \mathrm{~m}, \\ \mathrm{t}=1.9 \mu \mathrm{~m}, \\ \mathrm{~g}=300 \mathrm{~mm} \end{gathered}$ | $16-91 \mathrm{MHz}$ | 641 | $\begin{aligned} & V_{D C}=0.61-1 \mathrm{~V} \\ & V_{A C}=200 \mathrm{mV} \end{aligned}$ |
| Double gate: one at resonance (out of plane) the other floating (2013) [148] |  | Position of gate at resonance modulates the charges in the channel | Stack of <br> Aluminum and $\mathrm{SiO}_{2}$ | $\mathrm{g}=175 \mathrm{~nm}$ | 3.72 MHz | 1700 | $\begin{gathered} V_{D C}=41 \mathrm{~V} \\ V_{A C}=-38 \mathrm{dBm} \end{gathered}$ |
| Gate resonating <br> (In plane) <br> (2008) [155] |  | Position of the gate modulates the charges in the channel | Silicon | $\begin{gathered} \mathrm{l}=16.1 \mu \mathrm{~m}, \\ \mathrm{w}=490 \mathrm{~nm}, \\ \mathrm{t}=200 \mathrm{~nm}, \\ \mathrm{~g}=107 \mathrm{~nm} \end{gathered}$ | 14.5 MHz | 700 | $\begin{gathered} V_{D C}=10 \mathrm{~V} \\ V_{A C}=-41 \mathrm{dBm} \end{gathered}$ |
| Channel resonating (in plane) (2007) [150] |  | Position of the gate modulates the charges in the channel | Silicon | $\begin{gathered} \mathrm{D} 1 \mathrm{l}=30 \mu \mathrm{~m} \\ \mathrm{w}=1.7 \mu \mathrm{~m} \\ \mathrm{t}=1.35 \mu \mathrm{~m} \\ \mathrm{~g}=100 \mathrm{~m} \\ \mathrm{D} 2(\mathrm{Bulk}) \\ \mathrm{l}=90 \mu \mathrm{~m} \\ \mathrm{w}=90 \mu \mathrm{~m} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { D1 } 13 \mathrm{MHz} \\ & \text { D2 } 32 \mathrm{MHzz} \end{aligned}$ | D2 4000 | $\begin{gathered} V_{D C}=30 \mathrm{~V}, \\ V_{A C}=0 \mathrm{dBm} \end{gathered}$ |
| Channel resonating (in plane) (2008) [151] |  | Exploits accumulation/inversion channel charge and piezoresisitivity modulation | Silicon | $\begin{gathered} \mathrm{D} 1 \mathrm{l}=100 \mu \mathrm{~m}, \\ \mathrm{w}=3 \mu \mathrm{~m}, \\ \mathrm{t}=1.25 \mu \mathrm{~m} \mu \mathrm{~m}, \\ \mathrm{~s}=200 \mathrm{~nm} \\ \mathrm{D} 2(\mathrm{Bulk}) \\ \mathrm{l}=50 \mu \mathrm{~m}, \mathrm{w}= \\ 50 \mu \mathrm{~m} \end{gathered}$ | $\begin{aligned} & \text { D1 } 2.3 \mathrm{MHz} \\ & \text { D2 } 71 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \text { D1 } 6970 \\ & \text { D2 } 15400 \end{aligned}$ | $\begin{aligned} & \text { D1 } 12 \mathrm{~V} \\ & \text { D2 } 40 \mathrm{~V} \end{aligned}$ |
| $\begin{aligned} & \text { Channel } \\ & \text { resonating } \\ & \text { (Bulk) } \\ & (2010)[100][33] \end{aligned}$ |  | Mobility of charges at channel are modulated by acoustic waves | Silicon | $\begin{gathered} \mathrm{l}=1.1 \mu \mathrm{~m} \\ \mathrm{w}=500 \mathrm{~nm} \\ \mathrm{~s}=15 \mathrm{~nm} \\ (\text { Bulk }) \end{gathered}$ | 11.76 GHz | 1831 | $\begin{gathered} V_{D C}=5 \mathrm{~V} \\ V_{A C}=0.5 \mathrm{~V} \end{gathered}$ |

Table 6.1: Resonant Gate Transistor State of the Art

### 6.3 RGT theoretical model

The resonant gate transistor fundamental schematic model for a standard CMOS technology is showed in figure 6.5:


Figure 6.5: A) Top view of a Resonant Gate Transistor based on an polysilicon C.C. Beam configuration. B) A-B RGT Cross section

This RGT-CMOS approach is composed of a polysilicon beam defined parallel to a silicon substrate area where a transitor has been defined. The polysilicon, that is used as structural material, is at the same time the gate of a transistor whose dielectric is composed of an air gap and silicon oxide, as it can be observed in figure 6.5 B ).

When a voltage $V_{G}$ is applied to the gate, it is tuned according to a capacitor divider (see equation 6.1 and figure 6.6 A)) formed by the air gap and the transistor intrinsic capacitance. In this way, the effective voltage operating in the transistor is $V_{\text {Gint }}$ :

$$
\begin{equation*}
V_{G i n t}=\frac{V_{G}}{1+\frac{C_{\text {trans }}}{C_{\text {air }}}} \tag{6.1}
\end{equation*}
$$

where $C_{\text {air }}$ is the air gap capacitance and $C_{\text {trans }}$ is the intrinsic capacitance of the transistor (whose value depend on the intrinsic voltage $V_{\text {Gint }}$ ). As it will be shown in section 6.5, $C_{\text {trans }}$ acts like a series combination of a fixed, voltage-independent
gate oxide capacitance ( $C_{o x}$ ), and a voltage-dependent semiconductor capacitance (mainly due by the depletion region), such that the overall CMOS capacitance becomes voltage dependent, see figure 6.6.
A)

B)


Figure 6.6: A)Schematic of the capacitor voltage divider composed of the air gap ( $C_{\text {air }}$ ) capacitance and the intrinsic capacitances of the transistor $\left(C_{\text {trans }}\right)$. B)simplified electrical equivalent schematic.

The $V_{\text {Gint }}$ voltage has the same effect on this configuration as the gate voltage in a common transistor (see figure 6.6 B )). As $V_{\text {Gint }}$ is increased inversion charge layer will be formed and a channel between the source and drain terminals will be created for high enough voltages ( $V_{G i n t}>V_{T O}$ being $V_{T O}$ the threshold voltage). At the same time the voltage different on the beam $\left(V_{G}-V_{G i n t}\right)$ will form an electric field that will tend to displace the beam to the transistor surface varying the air gap, see figure 6.7 A ). As a consequence of this movement, the air gap will be reduced, the air gap capacitance will be increased and $V_{\text {Gint }}$ will have a higher value (see equation 6.1). That will be translated into a bigger amount of charges in the inversion charge and hence a bigger drain current. When the electrostatic force due to the voltage difference $V_{G}-V_{\text {Gint }}$ is bigger than the elastic recovering
forces, the pull-in phenomenon will take place, and the beam will collapse with the gate oxide (see figure 6.7 B ). When it is produced $V_{G}=V_{\text {Gint }}$ and an abrupt change on the drain current will be measured. In this way, it has been proved, how the movement of the structure can be detected with this configuration measuring the current at the output.


Figure 6.7: Schematic of the RSG-MOSFET in the up-state (A) and pulled-in (B)

Moreover, this configuration can be used to detect a dynamic movement of the beam as well. If an AC signal is applied to the gate (plus a $V_{D C}$ voltage that fixes the polarization point and hence the inversion channel) the charges at the channel can be seen as an electrode, the variation on the electric field between them will induce a movement on the structure. As it has been shown before, this movement on the structure will produce a variation on the current at the drain. The value of this variation will depend on the operation region of the transistor $\left(V_{D C}\right)$. As it can be expected on weak inversion lower current values will be obtained but the movement of the beam will produce a big current variation respect the current fixed by the DC value (note that in weak inversion the drain current has an exponential behavior). In strong inversion higher currents will be obtained but smaller current variation will be produced by the beam movement (more details will be given in section 6.3.4). In this way the resonant gate transistor will provided an amplified signal current proportional to its transconductance gain multiplied by the beam position. Measuring the drain current, the displacement of the beam can be detected again.

As it can be seen, there is a clear coupling between the mechanical domain, position of the beam, and the electrical domain, that will fix the electrostatic force with the structure and the read-out current. It will be necessary to develop a model for the transistor (in all its regions of operation) and another for the beam position. They need to be related, as the voltage difference between resonator and the intrinsic voltage at the transistor will fix the beam position, and the beam position will fix the operation region of the transistor and the obtained output current. These models will be presented in the next section, along with an electrical model in order to simulate its frequency response.


Figure 6.8: Schematic of the coupling between the mechanical and electrical domain coupling in a RGT simulation.

### 6.3.1 MOSFET Model

In order to simulate the transistor response the EKV model has been used [156] [157]. It provides a fully analytical MOS transistor model whose expressions are continuous in all the regions of operation. In this way the current through the transistor and its equivalent capacitance could be determined.

Note that this model is for a standard MOS transistor so there is no air gap $\left(C_{\text {air }}=0\right)$ and $V_{G}=V_{\text {Gint }}$.

The drain to source current is calculated on the pinch-off voltage $V_{P}$ (difference between the quasi-Fermi potential of the carries forming the channel $\left(\phi_{n}\right)$ and the quasi-Fermi potential of the majority carries $\left(\phi_{p}\right)$ that becomes the inversion
charge zero for a given gate voltage (defined in equation 6.7)) and drain $V_{D}$ and source $V_{S}$ polarization.

$$
\begin{gather*}
I_{D S}=I_{F}-I_{R}  \tag{6.2}\\
I_{F}=I_{S}\left[\ln \left(1+\exp \left(\frac{V_{P}-V_{S}}{2 U_{T}}\right)\right)\right]^{2}  \tag{6.3}\\
I_{R}=I_{S}\left[\ln \left(1+\exp \left(\frac{V_{P}-V_{D}}{2 U_{T}}\right)\right)\right]^{2} \tag{6.4}
\end{gather*}
$$

$U_{T}$ is the thermodynamic voltage $U_{T}=k_{B} \mathrm{~T} / \mathrm{q}, I_{S}$ is a normalization factor called specific current and it depends essentially on the W/L of the device, the carriers mobility $\mu_{n}$ and the oxide capacitance $C_{o x}$ as it can be observed on 6.5. The pinchoff voltage can be directly related to the gate voltage $V_{G}$ using the expressions 6.6 and 6.7.

$$
\begin{gather*}
I_{S}=2 n \mu_{n} C_{o x} \frac{W}{L} U_{T}^{2}  \tag{6.5}\\
V_{G}^{\prime}=V_{G}-V_{T O}+P H I+G A M M A \cdot \sqrt{P H I}  \tag{6.6}\\
V_{P}=V_{G}^{\prime}-P H I-\gamma^{\prime}\left[\sqrt{V_{G}^{\prime}+\left(\frac{\gamma^{\prime}}{2}\right)^{2}}\right]-\frac{\gamma^{\prime}}{2} \tag{6.7}
\end{gather*}
$$

where the parameter GAMMA is the body effect factor (equation 6.8) and the parameter PHI is the approximation of the surface potential in strong inversion (equation 6.9). $V_{T O}$ is the threshold voltage (6.10)

$$
\begin{equation*}
G A M M A=\frac{\sqrt{2 q N_{s u b} \varepsilon_{S i}}}{C_{o x}} \tag{6.8}
\end{equation*}
$$

$$
\begin{gather*}
P H I=2 \phi_{F}=2 \frac{K T}{q} \ln \left(\frac{N_{\text {sub }}}{n_{i}}\right)  \tag{6.9}\\
V_{T O}=V_{F B}+P H I+G A M M A \sqrt{P H I}  \tag{6.10}\\
V_{F B}=\Phi-\frac{Q_{o x}}{C_{o x}} \tag{6.11}
\end{gather*}
$$

where $N_{\text {sub }}$ is the doping concentration of substrate, $V_{F B}$ is the flat-band voltage, that depends on the work function of the polysilicon $(\Phi)$ and the charges trapped ( $Q_{o x}$ ) on the gate oxide capacitance ( $C_{o x}=\varepsilon_{r} \varepsilon_{o} / t_{o x}$ ).

The corrected body effect factor $\gamma^{\prime}$ accounts for small geometry effects. For large devices geometries it can be assumed $\gamma^{\prime}=G A M M A$.

The weak inversion slope factor n is defined as the inverse of the partial derivative of the pinch-off voltage with respect to the gate voltage:

$$
\begin{equation*}
n=\frac{d V_{G}}{d V_{P}}=1+\frac{G A M M A}{2 \sqrt{V_{P}+P H I}} \tag{6.12}
\end{equation*}
$$

The EKV model also provide a model for the intrinsic capacitances assuming quasistatic operation and medium frequency operation (figure 6.9 A )) that will be used to obtain $C_{\text {tans }}$ value. In figure $6.9 g_{m g}, g_{m s}, g_{m d}$ are respectively the gate, source and drain transconductances (see equations 6.13) and the gate to bulk $\left(C_{g b}\right)$, gate to source $\left(C_{g s}\right)$, gate to drain $\left(C_{g d}\right)$, bulk to source $\left(C_{b s}\right)$ and bulk to drain $\left(C_{b d}\right)$ capacitances.

$$
\begin{equation*}
g_{m g}=\left|\frac{\partial I_{D S}}{\partial V_{G}}\right|_{V_{D}, V_{S}} \quad g_{m s}=\left|\frac{\partial I_{D S}}{\partial V_{S}}\right|_{V_{G}, V_{D}} \quad g_{m d}=\left|\frac{\partial I_{D S}}{\partial V_{D}}\right|_{V_{G}, V_{S}} \tag{6.13}
\end{equation*}
$$

In our particular case a variation in the gate voltage will be applied, while keeping the other voltages fixed (drain, source and bulk). The equivalent circuit is showed


Figure 6.9: A)Medium frequency small-signal equivalent circuit. B) Effect of a gate potential variation.
in Figure 6.9 B). It can be observed how the transistor capacitance ( $C_{\text {trans }}$ ) defined on figure 6.6 is the equivalent of the gate to source, gate to bulk and gate to drain capacitances in parallel (equation 6.14). The EKV model provides an expression for each of these capacitances as a function of the forward and reverse normalized currents:

$$
\begin{equation*}
C_{t r a n s}=C_{g s}\left\|C_{g b}\right\| C_{g d}=C_{g s}+C_{g b}+C_{g d} \tag{6.14}
\end{equation*}
$$

$$
\begin{equation*}
i_{f}=I_{F} / I_{S} \tag{6.15}
\end{equation*}
$$

$$
\begin{equation*}
i_{r}=I_{R} / I_{S} \tag{6.16}
\end{equation*}
$$

$$
\begin{align*}
& C_{g s}=C_{o x}\left[\frac{1}{c_{g s s}(i f, i r)}+\frac{1}{c_{g s w}(i f)}\right]^{-1} \\
& C_{g d}=C_{o x}\left[\frac{1}{c_{g s s}(i f, i r)}+\frac{1}{c_{g s w}(i r)}\right]^{-1} \tag{6.18}
\end{align*}
$$

$$
\begin{gather*}
C_{g b}=C_{o x}\left(\frac{n-1}{n}\right)\left[1-\frac{c_{g b s}(i f, i r) c_{g b w}(i f, i r)}{c_{g b s}(i f, i r)+c_{g b w}(i f, i r)}\right]  \tag{6.19}\\
c_{g s s}\left(i_{f}, i_{r}\right)=\frac{2}{3}\left[1-\frac{i_{r}}{\left(\sqrt{i_{f}}+\sqrt{i_{r}}\right)^{2}}\right]  \tag{6.20}\\
c_{g s w}\left(i_{f}\right)=i_{f} G\left(i_{f}\right)  \tag{6.21}\\
c_{g s w}\left(i_{r}\right)=i_{r} G\left(i_{r}\right)  \tag{6.22}\\
c_{g b s}\left(i_{f}, i_{r}\right)=\frac{2}{3}\left[1+2 \frac{\sqrt{i_{f} i_{r}}}{\left(\sqrt{i_{f}}+\sqrt{i_{r}}\right)^{2}}\right]  \tag{6.23}\\
c_{g b w}\left(i_{f}, i_{r}\right)=i_{f} G\left(i_{f}\right)+i_{r} G\left(i_{r}\right)  \tag{6.24}\\
G(i)=\frac{1}{\sqrt{i+\frac{1}{2} \sqrt{i}+1}} \tag{6.25}
\end{gather*}
$$

### 6.3.2 Beam Movement: Mass-spring-dash model

The beam maximum displacement position will be determined solving the mass-spring-dash equation (section 2.1.2) using the Runge-Kutta method.

The movement equation is given by the expression ( see section 2.1.2 in chapter 2):

$$
\begin{equation*}
\ddot{y}+\frac{b}{m} \dot{y}+\frac{k}{m} y=\frac{F_{E}(y, t)}{m} \tag{6.26}
\end{equation*}
$$

where the electrostatic force $F_{E}$ is given by :

$$
\begin{gather*}
F_{E}=\frac{1}{2} \frac{C_{a i r}}{(s-y)} \Delta V^{2}=\frac{1}{2} \frac{\varepsilon_{o} l w}{(s-y)^{2}} \Delta V^{2}  \tag{6.27}\\
C_{a i r}=\frac{\varepsilon_{o} l w}{s-y} \tag{6.28}
\end{gather*}
$$

being s the air gap, y the beam displacement, $\varepsilon_{o}$ the dielectric constant of air, $l$ and w the length and width of the beam and $\Delta V=V_{G}-V_{\text {Gint }}$ the voltage difference acting on the beam as it can be observed in figure 6.10:


Figure 6.10: Voltage difference acting on the beam. Trapped charges on the oxide have been added.

However some charges can be trapped on the gate oxide (we will suppose that charges are trapped on top of the dielectric [137]) varying the voltage difference. Note that an accumulation of positive charges on the oxide will have the same effect on the charges at the channel that an increase in the $V_{\text {Gint }}$ value, while negative charges will have the opposite effect. So the voltage difference consequence of these trapped charges can be modeled as $\Delta V_{o x}=Q_{d} / C_{\text {trans }}$, where $Q_{d}$ is the charge trapped on the dielectric and $C_{\text {trans }}$ the intrinsic transistor capacitance. In this way the voltage difference finally takes the next expression:

$$
\begin{equation*}
\Delta V=V_{G}-\left(V_{\text {Gint }}+\frac{Q_{d}}{C_{\text {trans }}}\right) \tag{6.29}
\end{equation*}
$$

In order to fix the air gap capacitance value to calculate the electrostatic force the notion of electrical air-gap is introduced [158]. As it was mentioned before the charges at the channel, when it is formed, acts like an electrode, in order to establish an analogy with electrostatic actuation. The electrical air gap (EGT) represents the electric field between the gate and the channel, more relevant than the physical air gap. Its value is bigger than the air gap as it includes polydepletion and also the gate oxide thickness, see equation

$$
\begin{equation*}
E G T=s+\frac{t_{o x}}{\varepsilon_{o x}}+\frac{d_{p o l y}}{\varepsilon_{S i}} \tag{6.30}
\end{equation*}
$$

where s is the air gap, $t_{o x}$ the oxide thickness, $d_{\text {poly }}$ is the poly depletion depth and $\varepsilon_{o x}, \varepsilon_{S i}$ the oxide and silicon permittivity. Poly depletion depth is strongly dependant on the silicon doping level and on the surface electrode potential. Typical values for sub-micron CMOS technologies are around around $1-4 \mathrm{~nm}$ [159]. So in order to calculate the electrostatic force, $\mathrm{s}=\mathrm{EGT}$ in equation equation 6.27.

Now that the electrostatic force has been obtained mass-spring-dash model can be solved using Runge-Kutta method, that transforms the differential equation into an equivalent first order equation system:

$$
\begin{gather*}
\frac{d y}{d t}=v \quad \frac{d v}{d t}=f(y, v, t)=-\frac{k}{m} y-\frac{b}{m} v+\frac{F_{E}}{m}  \tag{6.31}\\
\left.k_{1}=h v \quad l_{1}=h f(y, v, t)\right)  \tag{6.32}\\
\left.k_{2}=h\left(v+\frac{1}{2} l_{1}\right) \quad l_{2}=h f\left(y+\frac{k_{1}}{2}, v+\frac{l_{1}}{2}, t+\frac{h}{2}\right)\right)  \tag{6.33}\\
\left.k_{3}=h\left(v+\frac{1}{2} l_{2}\right) \quad l_{3}=h f\left(y+\frac{k_{2}}{2}, v+\frac{l_{2}}{2}, t+\frac{h}{2}\right)\right) \tag{6.34}
\end{gather*}
$$

$$
\begin{gather*}
k_{4}=h\left(v+\frac{1}{2} l_{3}\right) \quad l_{4}=h f\left(y+k_{3}, v+l_{3}, t+h\right)  \tag{6.35}\\
y(t+h)=y(t)+\frac{1}{6}\left(k_{1}+2 k_{2}+2 k_{3}+k_{4}\right)  \tag{6.36}\\
v(t+h)=v(t)+\frac{1}{6}\left(l_{1}+2 l_{2}+2 l_{3}+l_{4}\right) \tag{6.37}
\end{gather*}
$$

In order to obtain a stable solution, the pull-in condition $(y<=s / 3)$ is established (in the case of a cantilever this condition will be $y<=0.44 s$ ). When the c.c. beam displacement is bigger than $s / 3$ we force the beam position to be equal to $s(y=s)$ and hence the air gap disappears and the device operate as a common transistor.

### 6.3.3 Equivalent Circuit Model

In this section an electrical model of the Resonant Gate Transistor device will be developed in order to be able to simulate its frequency response.

The resonance of the structure will be obtained applying a DC voltage to the gate $\left(V_{D C}\right)$ (that will create the channel at the transistor) and an AC voltage $\left(V_{A C}\right)$, that will induce the movement of the structure near the equilibrium position fixed by $V_{D C}$.

So the model can be divided in two different block

- Resonator Model (already seen in section 2.3)
- MOSFET small signal model (for a given $V_{D C}$ polarization)

The complete model is showed in figure 6.11. The vibrating gate and the air-gap capacitance can be modeled by a RLC series branch (that models the modulation of charges at resonance) in parallel with the electrical air-gap capacitance ( $C_{p a r}$ )
(blue color), coupled with the small signal MOSFET analysis [55] to account for the transistor gain $\left(g_{m}=\partial I_{D S} / \partial V_{\text {Gint }}\right)$ (green color). A load resistance has been added to the drain output (normally $50 \Omega$ for a network analyzer).


Figure 6.11: Small signal equivalent model of a RSG-MOSFET(low frequency).

The transfer function of the small signal equivalent MOSFET, taking into account the load resistance $R_{L}$ is:

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {Gint }}}=-g_{m}\left(r_{o} \| R_{L}\right) \tag{6.38}
\end{equation*}
$$

$r_{o}$ is the mosfet output resistance that models the effect of channel length modulation. Note how all the parameters have a fixed value for a given DC polarization: the resonator parameters $R_{m}, C_{m}, L_{m}$ and the transistor parameter $g_{m}, r_{o}$.

The values of $R_{m}, L_{m}$ and $C_{m}$ are given by expressions $2.48,2.46,2.47$ respectively and the electrical air gap capacitance by expression 6.28 where $\mathrm{s}=\mathrm{EGT}$. The values of $g_{m}$ are obtained from the static simulations of the EKV-mass spring dash developed model. Once the $I_{D S}-V_{G}$ and $V_{G i n t}-V_{G}$ curves has been obtained $g_{m}$ can be fixed for a given DC voltage. The variation of $V_{\text {Gint }}$ is obtained for a given $V_{D C}+V_{A C}$ polarization.

### 6.3.4 RGT simulations

The developed models will be used in order to study the response of the resonant gate transistor device as a switch or in order to detect the movement of a resonant structure. The mechanical and electrical models need to be coupled as the position of the beam will fix the current at the output and the intrinsic voltage of the transistor $\left(V_{\text {Gint }}\right)$ will fix the electrostatic force in the beam and thus its position.

In figure 6.12 a simplified diagram of the procedure followed in order to model the resonant gate response is showed. A initial point $\left(t_{o}\right)$ is assumed, in which the position of the beam $(y)$ and the state of the transistor ( $V_{\text {Gint }}, C_{\text {trans }}$ ) are known, for a given gate voltage $V_{G}$. When a variation on the gate value is produced ( $V_{G}^{t_{o}}+$ $\Delta V)$, the position of the beam and the current at the drain will vary. In order to know both variables $V_{\text {Gint }}$ has to be determined, as it will fix the electrostatic force between the beam and the transistor, and its polarization. However is value depend on the intrinsic transistor capacitance value $C_{\text {trans }}$ that at the same time depend on $V_{\text {Gint }}$ (the EKV model fixes the dependence of $C_{\text {trans }}$ with $V_{\text {Gint }}$, section 6.3.1). The voltage divider equation and EKV expressions will form a nonlinear systems of equation that has to be solved numerically. Once it has been solved, the variables $V_{\text {Gint }}, C_{\text {trans }}$ and $I_{D S}$ are known. Now the voltage difference $\Delta V=V_{G}-V_{\text {Gint }}$ is established, so the position of the beam can be calculated with the mechanical model of the beam (showed in section 6.3.2). The values obtained ( $y, V_{\text {Gint }}, C_{\text {trans }}$ ) will be used as initial condition for a new iteration $\left(t=t_{o}+h\right)$. This procedure will be repeated until the beam reaches the stationary state (approximately a time equal to Q times the period $\left(T=1 / f_{o}\right)$ of the beam). When the displacement of the beam is bigger than $\mathrm{s} / 3$ (for a c.c. beam structure) pull-in is produced and the displacement is fixed to the whole air gap $(y=s)$, acting now the device as a common MOSFET with a gate oxide of $t_{o x}$.

Using this procedure the response of a RGT device can be obtained when a voltage sweep is applied to its gate. In figure 6.13 the response of a commom MOSFET ( $\mathrm{W}=8.7 \mu \mathrm{~m}, \mathrm{~L}=0.35 \mu \mathrm{~m}, t_{o x}=7.6 \mathrm{~nm}, \mathrm{VTO}=0.58 \mathrm{~V}, \mathrm{PHI}=0.84 \mathrm{~V}$, GAMMA $=0.58 \sqrt{V}, I_{S}=4.72 \mu \mathrm{~A}$ ), a FET with a fixed air gap (the transistor has


Figure 6.12: Diagram of the procedure to obtain beam posistion and current at the transistor drain (words in red are unknown variables).
the same parameters that the MOSFET but its dielectric is composed of an air gap of $12 \mathrm{~nm}(\mathrm{~s}=12 \mathrm{~nm})$ and a gate oxide of 7.6 nm$)$ and a resonant gate transistor (it has the same characteristics than the fix air gap FET but in this case the air gap can vary as the gate can move) are represented.


Figure 6.13: Common MOSFET, fix air gap FET and resonant gate transistor responsen when a voltage sweep is applied to the gate.

As it can be observed, for low voltages the RGT device acts like a fix air gap

FET. As the electrostatic forces are weak no movement is produced in the gate and the voltage in the transistor $\left(V_{\text {Gint }}\right)$ is fixed by the air and transistor capacitances voltage divider. However when the voltage difference $\left(\Delta V=V_{G}-V_{\text {Gint }}\right)$ is increased, the beam starts moving, reducing the air gap and hence obtained bigger drain current. When the beam displacement reaches one third of the gap ( $\mathrm{y}=\mathrm{s} / 3$, for a c.c. beam) the structure collapses and the device starts to act as a common MOSFET. The pull-in event will be fixed by the elastic constant of the beam (see equation 3.11) and the operation point of the transistor as it fixes the $\left(C_{\text {trans }}\right)$ value and hence $V_{\text {Gint }}$ (equation 6.1) that determines the electrostatic force (equation 6.27).

If the beam is brought into resonance, the drain current can be used to detect its movement too. In figure 6.14 the $I_{D S}-V_{G}$ response of a RGT device $(\mathrm{k}=110 \mathrm{~N} / \mathrm{m}$, $\mathrm{s}=12 \mathrm{~nm}$ and a transistor with $t_{o x}=7.6 \mathrm{~nm}, \mathrm{~W}=8.7 \mu \mathrm{~m}, \mathrm{~L}=0.35 \mu \mathrm{~m}, \mathrm{VTO}=0.58$ $\mathrm{V}, \mathrm{PHI}=0.84 \mathrm{~V}$, GAMMA $=0.58 \sqrt{V}, I_{S}=4.72 \mu \mathrm{~A}$ ) is represented. There are highlighted two possible operating points: one in weak inversion (blue), where the drain current shows and exponential dependence with gate voltage, and other in strong inversion (red). In order to detect the beam movement the transistor in weak inversion presents a maximum of drain current sensitivity for gate voltage variation but the signal level will be lower than in strong inversion.

### 6.4 Fabrication approaches for a RGT on AMS $0.35 \mu \mathrm{~m}$ CMOS technology

In order to implement RGT scheme on AMS $0.35 \mu \mathrm{~m}$ CMOS commercial technology we have considered two possible approaches using poly1 or poly2 as the structural layer for the MEMS resonator.


Figure 6.14: A) $I_{D S}-V_{G S}$ RGT response showing two polarization points in order to detect resonance.

### 6.4.1 Poly1 as structural layer.

In this approach poly1 is used as structural layer and at the same time it acts as the gate of a transistor that is defined on the maximum displacement point of the structure (center position in a C.C. Beam or in one extreme in the cantilever configuration, see figure 6.15 that show the configuration for a C.C. Beam). The structure is released with a post-CMOS wet etching (section 4.1.1) to remove the silicon oxide that surrounds the mobile structure and to partially erase the gate oxide ( 7.6 nm ) (figure 6.15 C$)$ ).

In this technological approach there is an important drawback because the high quality gate oxide will be partially or fully etched away during the releasing of the resonator. In addition, a low quality native oxide will grow on the active area after the releasing, changing the transistor parameters ((i.e. threshold voltage due to trapped charges [160]) (see equation 6.10 and figure 6.15 D)). However the small thickness of the gate oxide ( 7.6 nm ) ensures a small air gap and then small operating voltages.


Figure 6.15: A) Schematic of a Resonant gate transistor device using poly1 gate as structural layer. B) A-A' cross-section C) Cross-section of the released beam. D) Zoom of the air gap after the releasing process.

Using this approach a C.C. beam structure was defined using polysilicon layer which at the same time acts as the gate of a transistor defined on its central area (the anchors were not designed above active area)(dimension details on table 6.2). Note that the transistor dimensions are: $\mathrm{W} / \mathrm{L}=8.5 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}$. In figure 6.16 the layout and a SEM image of the released device are shown. In its inset the characteristic curvature of the bird's beak (BB) effect can be observed, consequence of defining the poly layer between active an passive area. It is defined by the encroachment of the oxide underneath the silicon nitride mask during the thermal oxidation step [161]. Additionally it has been demonstrated how precurved polysilicon layer can project it upward during the release, due to compressive stress, enhancing the gap [95]. This compressive stress can reduce the resonant frequency of the structure [162].

In order to check how the bird's beak affect the resonant frequency Coventor simulations were performed. In the first mode, a resonant frequency of 28.5 MHz was found, bigger than the theoretical value obtained using expression 2.14 (24.6 MHz ). As it can be observed on figure 6.17 B) the portion of the beam between the anchor and birds beak does not move significantly in the first vertical mode.


Figure 6.16: A) Layout of a poly 1 RGT device. B) SEM image of the released device. In the inset a lateral view of the anchor area shows beam curvature due to different height between active and non-active transistor area.


Figure 6.17: A) Bird's beak in the Coventor model B) First mode shape.

| Beam <br> Length <br> $(\mu \mathrm{m})$ | Width <br> $(\mathrm{nm})$ | Thickness <br> $(\mathrm{nm})$ | Transistor <br> length <br> $(\mathrm{nm})$ | Transistor <br> width <br> $(\mu \mathrm{m})$ | gap <br> $(\mathrm{nm})$ | $f_{o}(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 | 350 | 282 | 350 | 8.7 | 7.6 | 28.5 |

TABLE 6.2: Poly1 resonant gate transistor dimensions.

The snap-in voltage depends on the beam dimensions and on the state of the transistor, as the voltage applied to the gate is divided by the air and transistor capacitance (see equation 6.1). Supposing that the gate oxide is completely erased $(\mathrm{s}=7.6 \mathrm{~nm})$, the voltage difference $\left(\Delta V=V_{G}-V_{\text {Gint }}\right)$ necessary to produce snapin, can be obtained using the expression 3.11, assuming that the coupling area (A) is fixed by the active area and an effective length of $8.7 \mu \mathrm{~m}$ is used to calculate the spring constant value (based on the Coventor simulations). Under this assumption
$V_{P I}=\Delta V=0.39 \mathrm{~V}$.

### 6.4.2 Poly2 as structural layer.

In this case is not the gate of the transistor which is resonating, a structure is defined just above the gate to ensure that its polarization will modulate the charges of the channel. It is like a multi-gate device but instead of vary the voltage of the second gate, it is its position which modulates the charges. In a CMOS-MEMS approach the role of the resonant structure can be played by poly2 or a metal layer or even a stack of silicon oxide and metal layer as it has already been reported in [148].

In order to implement Poly2 approach, Poly2 of Poly2-Insulator-Poly1 (PIP) capacitances can be used as the structural layer (see figure 6.18). The insulator of the capacitance ( 40 nm silicon oxide) is etched, releasing the poly2 structure while the oxide below Poly1 is preserved guaranteeing the transistor performance. The movement of this Poly2 structure modulates the charge on the transistor that will be fixed by the polarization on poly1.

The main advantage of this approach is the sub-100nm gap obtained ( 40 nm ) that will ensure an operation at low voltages.


Figure 6.18: Resonant gate transistor using poly 2 as structural layer. A) Before the releasing process and B) after been released.

The main problem of this approach comes from the fabrication process. Define a PIP capacitance using poly1 that is simultaneously acting as the gate of a transistor violates technology design rules and as a consequence the correct fabrication of the device can not be guaranteed.

A poly2 C.C Beam was defined above a polysilicon transistor as it is shown in the layout of figure 6.19 A). Its dimensions are showed in table 6.3. In figure B) a SEM image of the fabricated device is shown. It can be easily appreciated how the poly2 C.C. Beam was not successfully fabricated.


Figure 6.19: A) Layout of a poly 2 RGT device. B) SEM image of the fabricated device (the images have been coloured for an easy recognition).

| Poly2 <br> length <br> $(\mu \mathrm{m})$ | poly2 <br> width <br> $(\mathrm{nm})$ | Poly1 <br> length <br> $(\mathrm{nm})$ | poly1 <br> width <br> $(\mathrm{nm})$ | Transistor <br> width <br> $(\mu \mathrm{m})$ | Transistor <br> length <br> $(\mu \mathrm{m})$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 6.4 | 350 | 6 | 350 | 5 | 0.350 |

Table 6.3: Poly2 RGT Dimensions

### 6.5 Electrical characterization of the unreleased RGT CMOS-MEMS

In this section the I/V curves of the MOS transistors with unreleased poly gates are presented. Figure 6.20 A ) shows its $I_{D S}-V_{G S}$ and B) $I_{D S}-V_{D S}$ responses
using the semiconductor analyzer Agilent B1500A. The transistor parameters need to be extracted to model the transistor response in the simulations.


Figure 6.20: Electrical characterization of the unreleased poly 1 transistor (W=8.7 $\mu \mathrm{m}, \mathrm{L}=0.35 \mu \mathrm{~m})$. A) $I_{D S}-V_{G S}$ response and B) $I_{D S}-V_{D S}$ response.

The EKV parameters (GAMMA, PHI, VTO and $I_{s}$ ) are extracted following the next procedure indicated in [157]:

- $I_{S}$ is extracted from the square root of the $I_{D S}$ current when the transistor is polarized in strong inversion (SI). According to [163], in this region the reverse current (equation 6.4) can be neglected and the drain current (eqn. 6.2 ) is exclusively composed of the forward current (eqn 6.3), that in this region, presents a quadratic asymptotic behavior:

$$
\begin{equation*}
I_{D}=\frac{I_{S}}{\left(2 U_{T}\right)^{2}}\left(V_{P}-V_{S}\right)^{2} \tag{6.39}
\end{equation*}
$$

For a given gate voltage (i.e. a fixed pinch-off voltage), it is thus simple to determine $I_{s}$ from the strong inversion slope of the $\sqrt{I_{s}}$ vs. $V_{S}$ characteristic (see equation 6.40 and figure 6.22 A ), derived from the drain current expression in SI saturation:

$$
\begin{equation*}
\sqrt{I_{D}}=\frac{\sqrt{I_{S}}}{2 U_{T}}\left(V_{P}-V_{S}\right) \tag{6.40}
\end{equation*}
$$

In this particular case $I_{s}=4.72 \mu \mathrm{~A}$.

- Once $I_{s}$ value has been determined, pinch-off voltage can be obtained. According to equation 6.3, the pinch-off voltage can be measured at the source in saturation (reverse current can be neglected again), for a particular value of the drain current approximately equal to half the specific current $I_{s}$ (assuming $\left.(\ln (2))^{2} \cong 1 / 2\right)$ and drain and gate shortcut, see figure 6.21 . The $V_{P}-V_{G}$ characteristic is simply obtained by sweeping the gate voltage and measuring the source voltage $V_{S} \simeq V_{P}$ (see figure 6.22 B$)$ ).


Figure 6.21: Set-up used for the measurement of the pinch-off voltage $V_{P}$ vs.
$V_{G}$ characteristic (extracted from [157]).

- $V_{T O}$ is determined from $V_{P}-V_{G}$ response as the particular value of $V_{G}$ corresponding to the $V_{P}=0$ cross point $\left(V_{T O}=0.58 \mathrm{~V}\right)$.
- GAMMA and PHI are extracted by fitting equations 6.7 and 6.6 to the measured characteristic (see figure 6.22 B )). In our particular case $\mathrm{PHI}=0.84$ V and GAMMA $=0.58 \sqrt{V}$ (which is equivalent to say that the doping level on the transistor is $2.12 \cdot 10^{17}$ donors $/ \mathrm{cm}^{3}$ )

B)


Figure 6.22: Electrical $\sqrt{I_{D S}}-V_{S}$ and $V_{P}-V_{G}$ curves for parameter extraction procedure from a RGT transistor as received from the foundry.

Using these parameters and the dimensions specified in table 6.2 (poly 1 approach), the drain to source current was simulated in a gate voltage sweep. Figures 6.23, 6.24 show the experimental and simulated results. It can be observed how the simulated values are in good agreement with the experimental results (in the $I_{D S^{-}}$ $V_{G S}$ curve, the measured experimental data for low polarization $V_{G S}<0.25 \mathrm{~V}$ is affected by noise floor of the experimental set-up that prevents us from measuring the real transistor response). The subthreshold swing has been measured (83.68 $\mathrm{mV} /$ decade) in order to check if this value is improved in the RGT device acting as a switch.


Figure 6.23: Experimental and simulated $I_{D S}-V_{G S}$ curve $\left(V_{D S}=1\right)$.

In addition the $C_{\text {trans }}$ capacitance has been caluculated using equation 6.14 and it is represented in figure 6.25 with the obtained parameters. As it can been observed the intrinsic capacitance of a MOS transistor acts like a series combination of a fixed, voltage-independent gate oxide ( $C_{o x}$ ) capacitance, and a voltage-dependent semiconductor capacitance (mainly due to the depletion region $C_{d}$ ), such that the overall MOS capacitance becomes voltage dependent [37].
$C_{\text {trans }}$ plays an important role determining the electrostatic force on the resonator (as it fixes the $V_{\text {Gint }}$ value together with $C_{a i r}$, equation 6.1) and hence its snap-in


Figure 6.24: Experimental and simulated $I_{D S}-V_{D S}$ curves.


Figure 6.25: $C_{\text {trans }} / C_{o x}-V_{G}$ voltage
voltage. A bigger snap-in value will be observed if the transistor is forced to be in strong inversion $\left(C_{\text {trans }} \approx C_{o x}\right)$ instead of weak inversion $\left(C_{\text {trans }}<C_{o x}\right)$.

### 6.6 Poly1 RGT simulations

Once the transistor was characterized, the behavior as a resonant gate device was simulated supposing different transistor conditions. Note that the releasing process consist on partially or totally erase the gate oxide so the transistor behavior can not be predicted after the etching. For that reason different simulations will be performed supposing different conditions, in order to gain some insight into the experimental results.

In all the simulations performed in this section it has been supposed an effective beam length of $8.7 \mu \mathrm{~m}$ that corresponds to the MOS transistor width (section of the c.c. beam defined in active area). This assumption has been adopted, as it was observed in the Coventor simulations that the portion of the beam between anchors and Bird's Beak did not move significantly in the first vertical mode (figure 6.17). In addition note that in order to calculate the electrostatic force the electrical air gap has been used 6.30, as it was commented in section 6.3.2

- Different gate oxide thickness

The transistor has a fixed gate oxide thickness of 7.6 nm (specify by AMS $0.35 \mu \mathrm{~m}$ technology) before the etching. After the releasing process, an air gap and the remaining oxide will form the dielectric of the transistor, but the thickness of each of them are unknown. The value of the gate thickness after the releasing process is difficult to predict as the exact composition of the gate oxide is unknown, and therefore its etch rate can not be determined. Moreover, the thickness of the native oxide that will grown after the etching when the device is in ambient condition can not be predicted.

In figure 6.26 the RGT response is shown for two different gate oxide thickness $\left(t_{o x}=1 \mathrm{~nm}\right.$ and $t_{o x}=6 \mathrm{~nm}$ ). Although the air gap is bigger in the RGT device with $t_{o x}=1 n m$, its snap-voltage is lower. This is due to its bigger transistor capacitance ( $C_{\text {trans }}$ ) that reduce the $V_{\text {gint }}$ values (equation 6.1) and as a consequence increase the voltage difference ( $\Delta V=V_{G}-V_{\text {Gint }}$ ), reaching the pull-in voltage at lower gate voltage value.

Bigger currents are obtained when $t_{o x}$ is reduced as $I_{s}$ parameter scale proportionally to $C_{o x}$ (see equation 6.5).


Figure 6.26: Comparison of the RGT response for various gate oxide thickness $\left(t_{o x}=1 n m\right.$ and $\left.t_{o x}=6 n m\right)\left(V_{D S}=1 V\right)$.

- $C_{o x}$ variation

In the previous section, different simulations were performed taking attention to $t_{o x}$ value that fixes the $C_{o x}$ capacitance and therefore $C_{\text {trans }}$. However, the gate oxide dielectric constant will vary too after the etching as a worse quality oxide will be obtained. It will affect to the current value (as $I_{s}$ scales proportionally to its value 6.5) and VTO value too (equation 6.10). In figure 6.27 the $I_{D S}-V_{G}$ response is showed supposing a $t_{o x}=6 \mathrm{~nm}(\mathrm{~s}=1.6 \mathrm{~nm})$ and different dielectric constants $\left(\varepsilon_{o x}=3.45 \cdot 10^{-11} \mathrm{~F} / \mathrm{m}\right)$.

As it can be observed the $I_{D S}$ current is reduced (as $I_{s}$ scale proportional to $C_{o x}$, equation 6.5) and the $C_{\text {trans }}$ capacitance is reduced too obtaining bigger $V_{\text {Gint }}$ (equation 6.1) and as a consequence lower electrostatic forces and a bigger pull-in voltage.

- Air gap variation

Another issue to take into account is that the air gap can be enhanced if the polysilicon presents compressive stress, as it was shown in [95].


Figure 6.27: Comparison of the RGT response for various gate oxide dielectric constants $\left(V_{D S}=1 V\right)$.

In figure 6.28 the current at the drain A) is shown for different air gaps (after the releasing process), when a voltage sweep is applied to the gate. An oxide thickness of 6 nm has been supposed $\left(V_{T O}=0.47 \mathrm{~V}, \mathrm{PHI}=0.84 \mathrm{~V}\right.$ and GAMMA $=0.46 \sqrt{V}$, values obtained supposing $t_{o x}=6 \mathrm{~nm}$ and $\varepsilon_{o x}=$ $\left.3.45 \cdot 10^{-11} \mathrm{~F} / \mathrm{m}\right)$.

As it can be observed, as bigger is the air gap bigger snap-in values are found. In figure 6.28 B ) the voltage difference acting on the MOSFET is represented. Additionally, in table 6.4 the voltage difference in order to produce snap-in in one structure with our same dimensions and gap has been calculated using expression 3.11. On the same table the simulated voltage difference when the snap-in is produced is shown too. As it can be observed in the table the simulated results are agree with the theoretical values.

- Oxide trapped charges.

Charge can be trapped in the oxide that remains once the releasing process has been done. This will affect to the threshold voltage (as it was shown in expression $6.10,6.11$ ) and to the electrostatic force (equation 6.29). Both effects will be present. In recent works it has been demonstrated how the


Figure 6.28: RGT switch A) $I_{D S}-V_{G}$ and B) $\Delta V$ simulation for various air gaps $\left(V_{D S}=1\right)$.

| Air gap (nm) | $V_{\text {snap }}(\mathrm{V})$ <br> $\operatorname{exp~3.11}$ | Simulated max <br> $\Delta V=V_{G}-V_{\text {Gint }}$ |
| :---: | :---: | :---: |
| 2.5 | 0.17 | 0.16 |
| 5 | 0.33 | 0.33 |
| 7.5 | 0.53 | 0.50 |
| 10 | 0.76 | 0.72 |
| 12.5 | 1.01 | 0.96 |
| 15 | 1.28 | 1.25 |

Table 6.4: Poly1 resonant gate transistor snap-in voltages for different air gaps.
trapped charge can vary the pull-in voltage in more than 1 V and the threshold voltage value in $7-8 \mathrm{~V}$ range [137]. It will depend on the oxide and air gap capacitance.

In a NMOS transistor, an accumulation of positive charges on the gate oxide will reduce threshold voltage while negative trapped charge will increase its value (expression $6.10,6.11$ ). At the same time, positive charges will decrease the electrostatic force between the gate and the intrinsic voltage while negative charges will increase it (see expression 6.29). Additionally, it can be observed how the variation of the electrostatic force will depend on the state of the transistor as the charge trapped on the oxide is divided by $C_{\text {trans }}$. This means that a bigger $\Delta V$ will be produced while the transistor is operating in strong inversion, where $C_{\text {trans }}$ has its bigger value (see figure 6.25). In table 6.5 this effects are summarized.

|  | $V T O$ | Elect. Force |
| :---: | :---: | :---: |
| negative <br> charges | $\uparrow \uparrow$ | $\uparrow \uparrow$ |
| positive <br> charges | $\downarrow \downarrow$ | $\downarrow \downarrow$ |

Table 6.5: Effect of gate oxide trapped charges in a NMOS transistor.

Several simulation were performed supposing an air gap of 5.6 nm , an oxide thickness of 2 nm with $V_{T O}=0.11 \mathrm{~V}, \mathrm{PHI}=0.84 \mathrm{~V}$ GAMMA $=0.1 \sqrt{V}$. Accumulation of positive charges was supposed based on previous works [137] ,varying its concentration. Simulations were performed in order to check how the electrical response of the device changes (as it can be seen on the simulation without charges the snap-in event takes place when the transistor is in strong inversion, in this region $C_{\text {trans }}=C_{o x}$, so it can be supposed that the threshold voltage variation and the variation in the electrostatic force is the same)


Figure 6.29: $I_{D S}-V_{G}$ simulation when positive charges are trapped on the gate oxide $\left(\mathrm{VTO}=0.11 \mathrm{~V}, V_{D S}=1 V\right)$.

As it can be appreciated in the simulations, the trapped charges produce two main effects in the device behavior. The first effect is the variation on the snap-in voltage, produced by the change in the electrostatic force that the trapped charges produce. The second effect is due to the threshold voltage
variation. As its value is reduced ( $V_{T O}=0.11-\Delta V_{\text {CHARGES }} \mathrm{V}$ ) the transistor operates in strong inversion at lower $V_{G}$ values and the current values are higher.

In table 6.6 the consequences of the listed effects in the drain to source current and pull-in voltage are summarized:

| Effect | $I_{D S}$ | $V_{P I}$ |
| :---: | :---: | :---: |
| $\uparrow \uparrow$ gate oxide thickness <br> $\left(t_{o x}\right)$ | $\downarrow \downarrow$ | $\uparrow \uparrow$ |
| $\uparrow \uparrow$ air gap (s) | $\downarrow \downarrow$ (OFF state) | $\uparrow \uparrow$ |
| $\downarrow \downarrow$ oxide dielectric <br> constant $\left(\varepsilon_{o x}\right)$ | $\downarrow \downarrow$ | $\uparrow \uparrow$ |
| positive trapped charge | $\uparrow \uparrow$ | $\uparrow \uparrow$ |

Table 6.6: Simulation results summary.

### 6.7 Poly1 RGT experimental results

In this section the experimental response of the poly 1 RGT device will be presented as a switch and as a resonator.

### 6.7.1 Poly1 RGT as a switch

Poly 1 resonant gate device (showed in section 6.4.1) was released using the post CMOS fabrication process previously reported (section 6.4.1) and characterized as a switch using a semiconductor Devices Analyzer (Agilent B1500A) and the proposed set-up shown in figure 6.30. The current in all the terminal was acquired.

Its electrical response is represented in figure 6.31 where the current in the drain is showed (no change in the gate current, pico-Amps range, was observed). A switching effect due to pull-in at low voltages occurs and is directly measured on the drain current, which validates the actuation and detection principle of the RGT-MOSFET. As it can be seen, the snap-in event appears at 2.25 V (being the


Figure 6.30: Schematic of the experimental Setup to characterize the device as a switch
transistor is in strong inversion) with a $I_{O N} / I_{\text {OFF }}=1.7 \cdot 10^{2}$ an a slope of at least $10 \mathrm{mV} /$ decade beating the subthreshold swing of the unreleased transistor (83.68 $\mathrm{mV} /$ decade).

Moreover, the current in the ON state, once the pull-in has been produced is lower than in the unreleased device. It is produced by a degradation of the $I_{S}$ value (equation 6.5). It can be explained as a consequence of a reduction of the dielectric constant of the oxide (oxide $\varepsilon_{r}$ ) or a reduction of the mobility of the electrons in the channel. Since carriers in the channel are very close to the semiconductor-oxide interface, they are scattered by surface roughness and by coulombic interation with fixed charges in the gate oxide [160].

Additionally the transition between the weak and strong inversion can be observed in the OFF state. That indicates that the VTO has not reached very low value (due to trapped charges or $C_{o x}$ variations) after the releasing.

### 6.7.2 RGT frequency response

Once the releasing of the device was demonstrated by its experimental characterization as a switch, frequency characterization was performance following the characterization set-up shown in figure 6.32.

Its frequency response is showed in figures $6.33,6.34$ where it can be appreciated how for a gate polarization of 1.65 V the frequency peak appears. Its resonant


Figure 6.31: A) $I_{D S}-V_{G}$ experimental response and inset of the electrical response between ON and OFF state.


FIGURE 6.32: RGT frequency characterization experimental set-up.
frequency is slightly lower than the obtained in the Conventor simulation (28.5 MHz ). Compressive stress reduce the frequency response of mechanical structures [162]. As it can be appreciated the beam was polarized until 3V, so a bigger snap-in voltage value is reached in this device.

The quality factor of the resonator was calculated using Q phase formula 2.28 obtaining a value of 25 V . This low value could be caused by a high air damping due to the small gap. Using its value the motional resistance $R_{m}$ can be estimated using the expression 2.48 and assuming an effective voltage of $1 \mathrm{~V}\left(\Delta V=V_{G}-V_{G i n t}\right)$,
1.3 $\mathrm{M} \Omega$ is obtained. The parasitic capacitance $C_{\text {air }}$ can be estimated too, from the anti-resonance frequency, using the expression 2.50). The value obtained is 3.25 $\mathrm{fF}\left(C_{m}=0.14 f F\right.$ with $\left.\mathrm{Q}=25\right)$ that is equivalent to an air gap capacitance of 8.29 nm (note that this gap is obtained when a DC voltage is applied to the beam and it is closer to the transistor surface, so a bigger physical gap will be obtained in practice). Again this gap enhancement could be explained supposing compressive stress.

In addition the increase in the signal level thanks to the transistor gain can be observed.


Figure 6.33: Poly 1 device electrical characterization for different gate voltages

$$
\left(V_{A C}=10 \mathrm{dBm}\right) .
$$

The drain current can be estimated using the frequency response (see table 6.7), knowing that (being the load resistance $R_{L}=50 \Omega$ ):

$$
\begin{equation*}
S_{21}=20 \cdot \log \left(\frac{V_{\text {out }}}{V_{\text {in }}}\right)=20 \cdot \log \left(\frac{g_{m} V_{\text {Gint }} R_{L}}{V_{\text {in }}}\right)=20 \cdot \log \left(\frac{I_{D} R_{L}}{V_{\text {in }}}\right) \tag{6.41}
\end{equation*}
$$

As it can be observed the drain current changes linearly with the gate voltage, indicating that the RGT device is working in strong inversion. In weak inversion the response is masked by the parasitic capacitance.


Figure 6.34: Magnitude and phase frequency response of poly1 RGT device, with $V_{G}=3 \mathrm{~V}+10 \mathrm{dBm}$.

| $V_{D C}$ | $S_{21}(20 M H z)$ | $I_{D S}$ |
| :---: | :---: | :---: |
| 1.65 V | -87.5 | $0.59 \mu \mathrm{~A}$ |
| 1.90 | -86.5 | $0.67 \mu \mathrm{~A}$ |
| 2.30 | -85.5 | $0.75 \mu \mathrm{~A}$ |
| 2.75 | -84 | $0.89 \mu \mathrm{~m}$ |
| 3 | -83.5 | $0.93 \mu \mathrm{~m}$ |

TABLE 6.7: Calculated $I_{D S}$ current values, using the measured frequency response.

### 6.8 Conclusions

In this chapter, it has been proven how resonant gate transduction can be easily implemented on commercial CMOS technologies using a maskless post CMOS releasing process. Moreover, small operating voltages have been got, (the second lowest in the state of the art, just beat by [147] and much lower than the other reported CMOS approaches [148] (41V)), thanks to the small gap obtained, which makes its operating voltages totally compatible with CMOS technology. In addition, it is also important to remark the small dimensions of our device (just beat by [33]) and that at low voltages, high operating frequencies has been reached.

## Chapter 7

## Conclusions

### 7.1 Conclusions

This main contributions of this thesis are:

- The development of NEMS structures in sub-micron CMOS technologies. After the successful integration of MEMS structures in UMC 0.18 $\mu \mathrm{m}$ and AMS $0.35 \mu \mathrm{~m}$ commercial CMOS technology, our intra CMOSMEMS approach has been applied to ST 65 nm Technology trying to scale MEMS devices to nanoscale.
- Successful integration of NEMS structures has been demonstrated in ST 65 nm (the smallest CMOS node in which released structures has been developed). NEMS devices have been fabricated using copper and poly with a cross sections of $60 \mathrm{~nm} \times 100 \mathrm{~nm}$ and $90 \mathrm{~nm} \times 180 \mathrm{~nm}$ respectively.
- A post-CMOS releasing process based on dry and wet etching has been developed, showing the capability of erase big amounts of oxide (designs buried 4.95 mum were released).
- A copper clamped clamped beam resonator was characterized using ST metal 6 layer, showing robust behavior.


## - A new oscillator configuration composed exclusively of mechanical

 structures was proposedA model was developed to simulate the dynamic response of the mechanical switches inverter in a ring oscillator configuration finding that under certain conditions, one may contrive to generate a periodic square signal using an odd number of MEMS inverters in a ring oscillator configuration.

## - Study and implementation of nano-micro mechanical switches in

 CMOS technologies.N/MEMS switches were succesfully fabricated using a CMOS-MEMS fabrication process. Three different approaches were proposed:

- Microelectromechanical switches based on BEOL metal layes (based on Aluminum in AMS $0.35 \mu \mathrm{~m}$ CMOS technology and Copper in ST 65 nm technology).
- N/Microelectromechanical switches developed using the MIM capacitive module that allow us to obtain small gaps ( 27 nm ). The structural material was based on TiN.
- Stack switches. Different AMS $0.35 \mu \mathrm{~m}$ metal layers (M4 and M3) were joined using VIAS layer in order to obtain a MEMS switch with big contact area in order to obtain better reliability.

Using a CMOS-MEMS fabrication process low snap-in voltages values were obtained ( 5 V in the MIM configuration and 5.5 V in ST 65 nm ), abrupt behavior ( $4.3 \mathrm{mV} /$ decade in ST ) and a good $I_{\text {ON }} / I_{\text {OFF }}$ ratio ( $10^{4}$ in the MIM approach). As it can be observed in figure 7.1 where the state of the art switches are represented according to its coupling area (length by thickness in an in plane movement and length by width in an out of plane movement) and snap-in values, the switches developed in this thesis, demonstrated the integration of minimum dimensions switches using a CMOS approach and operating at low voltages. It can be observed in the figure how MIM and ST switches, present a low coupling area, that ensures a good integration capability, and low
operating voltages, just beat by bottom-up approaches and other three top-down devices with similar performance but without the added value of a CMOS fabrication process.


Figure 7.1: Mechanical switches state of the art (the devices that have a blue color are developed using a top-down approach and the ones in red a bottom-up approach. Our devices have been represented in pink color (the references of the different works are specified in tables 3.3 and 3.3.)

## - Implementation of resonant gate transduction in CMOS-MEMS.

Due to the sensing problems found to detect the movement of NEMS structures using capacitive read-out, Resonant gate transduction has been implemented and studied in a commercial CMOS technology.

A polysilicon campled campled beam with resonant gate transduction method was successfully implemented in AMS $0.35 \mu \mathrm{~m}$. As a switch a low snap-in voltage ( 2.25 V ) was obtained (the fourth in the switches state of the art, see figure 7.1, but with the added value of being completely CMOS) and subthreshold slope of $10 \mathrm{mV} /$ decade. In addition, the resonant gate transduction method was also used to detect its resonance at 24 MHz , operating at voltages lower than 3 V .

### 7.2 Future work

Based on the achievements of this work, some promising directions for future research and development in the field of NEMS are identified

## - CMOS-NEMS integration on ST 65nm

Although the fabrication of CMOS-NEMS devices in ST 65 nm CMOS technology has been validated, the read-out of the smaller M1 and poly structures has not yet been demonstrated. The measurement of the stand-alone NEMS was obscured by the parasitic capacitances. In order to overcome this problem, besides the resonant gate approach, an amplifier stage could be integrated at the output of the resonator [20].

Additionally, it was observed how the encapsulation and passivation layers of the chip were damaged during the dry etching stage of the post-CMOS releasing process. As a solution, it is proposed to develop an additional fabrication step (lithography,deposition and lift-off), at wafer level, to protect the encapsulation and passivation layer during the releasing. This additional step is proposed to be performed at wafer level as working with wafer makes the alignment easier and the samples are handle more easily, especially in this case, that CHIPS have $1 \mathrm{~mm}^{2}$ area. As an alternative to this solution, and working at CHIP level, we propose the use of the top metal layer as 'buried mask'. It consist on using the top metal layer (M7) as a mask. It is defined on the places that we want to protect, as the circuitry, and an open window is defined above the resonator, as can be appreciated in figure 7.2 A). After the dry etching, even in the worst case, with the passivation and encapsulation completely erased, the M7 layer will stay as it will not be etched by the RIE (figure 7.2 B)). Then the wet etching is performed and due to a short etching time requirements the 'buried mask' will not be released, unlike the resonator (see figure 7.2).

## - CMOS-MEMS switches.



Figure 7.2: ST releasing process with the proposed 'buried mask'

The mechanical switches developed in this work were designed with the main aim to obtain low operating voltage, thanks to small gaps, and trying to minimize their dimension in order to obtain a good integration density capability. This was successfully obtained at an expense of $3-\mathrm{T}$ operation. The main drawback of the N/MEMS switches were its low reliability. Note that for a relay-based embedded sensor application operating for 10 years at 100 MHz clock the mechanical switches should operate $\approx 10^{14}$ cycles [60]. As it can be observed in the state of the art tables 3.3, 3.3 and in figure 3.14, we are still far from this yield, specially when the devices are scaled. However, the main reason for this poor yield is due to the electromechanical contact when the movable part is brought into contact with the electrode. In fact, some groups have bet for a decoupling between the mechanical and electrical domains, attaching a conductive layer to the movable structures [50], [64] obtaining promising results ( $10^{9}$ cycles). With this decoupling, materials with good mechanical properties can be chosen in order to obtain low operating voltages (Young modulus low) and hard materials are used to make the electrical contact. However, it is needed a dedicated difficult fabrication process and it has not been proven yet that minimum dimensions devices can be fabricated
using it. However, in our particular case, we are limited to the materials and fabrication process that the selected commercial CMOS technology offers. So in order to improve the contact an additional layer can be coated on the switch once the releasing process has been done. A reliable MEMS switch technology employing titanium oxide $\left(\mathrm{TiO}_{2}\right)$ coated tungsten (W) electrodes has been developed [164]. The $\mathrm{TiO}_{2}$ coating improves contact stability and relay endurance because it acts as an oxidation barrier and also serves to limit current conduction to mitigate micro-welding issues. Another option is to coat materials that do not form insulating native oxide, that degrades the contact.Ruthenium is a good candidate as it forms a conductive oxide $\left(\mathrm{RuO}_{2}\right)$ in air, and in addition it has a high hardness (the limit current at contact should be limited externally in this case)[36].

- Resonant gate transistor has been successfully implemented using a CMOSMEMS approach in AMS $0.35 \mu \mathrm{~m}$. This technology was chosen instead of ST 65 nm due to its cheaper prize and faster time response between design and chips delivery. So, as future work, it should be implemented in ST 65 nm CMOS technology using minimum dimensions polysilicon layer as mechanical material.


### 7.3 Author contributions

In this section, the contributions of this thesis work as articles published in international journals are listed as well as a selection of the most relevant contributions to international conferences with peer review process.

Articles in preparation:

- J.L. Muñoz-Gamarra, A. Uranga, N. Barniol, Polysilicon Resonant gate approach on AMS $0.35 \mu \mathrm{~m}$ commercial CMOS technologiy. In preparation.
- J.L. Muñoz-Gamarra, A. Uranga, N. Barniol, Nanomechanical switch based on $S T 65 \mathrm{~nm}$ commercial CMOS technology. In preparation.

Articles in international journals

- J.L. Muñoz-Gamarra, A. Uranga, N. Barniol, Nanomechanical switches based on metal-insulator-metal capacitors from a standard complementary-metaloxide semiconductor technology, Applied Physics Letters. vol. 104, p. 243105, 2014
- J.L. Muñoz-Gamarra, G. Vidal-Alvarez, F. Torres, A. Uranga, N. Barniol, CMOS-MEMS switches based on back-end metal layers, Microelectronic Engineering, Volume 119, 1 May 2014, Pages 127-130, ISSN 0167-9317
- J.L. Muñoz-Gamarra, P. Alcaine, E. Marigo, J. Giner, A. Uranga, J. Esteve, N. Barniol, Integration of NEMS resonators in a 65 nm CMOS technology, Microelectronic Engineering, Volume 110, October 2013, Pages 246-249, ISSN 0167-9317
- A. Uranga, J. Verd, E. Marigo, J. Giner, J.L. Muñoz-Gamarra, N. Barniol (2013). Exploitation of non-linearities in CMOS-NEMS electrostatic resonators for mechanical memories, Sensors and Actuators A: Physical, 197, 88-95.
- J. Giner, A. Uranga, E. Marigo, J.L. Muñoz-Gamarra, E. Colinet, N. Barniol, J. Arcamone (2012). Cancellation of the parasitic feedthrough current in an integrated CMOS-MEMS clamped-clamped beam resonator, Microelectronic Engineering, 98, 599-602.
- J. Giner, A. Uranga, J.L. Muñoz-Gamarra, E. Marigo, N. Barniol (2012). A fully integrated programmable dual-band RF filter based on electrically and mechanically coupled CMOS-MEMS resonators, Journal of Micromechanics and Microengineering, 22(5), 055020.
- J. Giner, A. Uranga, J.L. Muñoz-Gamarra, E. Marigo, N. Barniol (2012). VHF monolithically integrated CMOS-MEMS longitudinal bulk acoustic resonator, Electronics letters, 48(9), 514-516.
- E. Marigo, J.L. Muñoz-Gamarra, J. Giner, A. Uranga, N. Barniol, A 230 MHz CMOS-MEMS bulk acoustic wave resonator, Microelectronic Engineering, Volume 98, October 2012, Pages 458-462, ISSN 0167-9317
- E. Marigo, J.L. Muñoz-Gamarra, G. Vidal, J. Giner, F. Torres, A. Uranga, N. Barniol, Cross coupled beams CMOS-MEMS resonator for VHF range with enhanced electrostatic detection, Microelectronic Engineering, Volume 88, Issue 8, August 2011, Pages 2325-2329, ISSN 0167-9317

Abstract in peer reviewed proceedings of relevant conferences:

- J.L. Muñoz-Gamarra, A. Uranga, N. Barniol, Nanomechanical switch based on ST 65 nm commercial CMOS technology, 40th International Conference on Micro and Nano Engineering (MNE), 2014, Lausanne, Switzerland, 22-26 September 2014
- J.L. Muñoz-Gamarra, A. Uranga, N. Barniol, NEMS switches monolithically fabricated on CMOS MIM capacitors, 27th Eurosensors Conference, 2014, Brescia, Italy, 7-10 September 2014
- J.L. Muñoz-Gamarra, G. Vidal-Alvarez, F. Torres, A. Uranga, N. Barniol, Characterization of aluminum CMOS-MEMS switches, 39th International Conference on Micro and Nano Engineering (MNE), 2013, London, England, 16-19 september 2013
- J.L. Muñoz-Gamarra, N. Barniol, J. Juillard, Analysis of a MEMS-based ring oscillator Circuits and Systems (ISCAS), 2012 IEEE International Symposium on , pp.2103-2106, 20-23 May 2012 doi: 10.1109/ISCAS.2012.6271700
- J. L. Muñoz-Gamarra, P. Alcaine, E. Marigo, J. Giner, A. Uranga, N. Barniol, Implementation of NEMS resonator in a 65nm CMOS technology, 38th International Conference on Micro and Nano Engineering (MNE), 2012, Toulouse, France, 16-20 september 2012
- J.L. Muñoz-Gamarra,E. Marigo, J. Giner, A. Uranga, N. Barniol, Mass sensor limits of resonant beams monolithically integrated in a 65nm industrial CMOS technology,BCN-b Barcelona nanotechnology cluster, Bellaterra (Spain) 2 June 2011
- J.L. Muñoz-Gamarra, E. Marigo, J. Giner, A. Uranga, N. Barniol, Mass sensor limits of resonant beams monolithically integrated in a 65nm industrial CMOS technology, 8th International Workshop on Nanomechanical Sensing 2011, NMC 2011 Dublin (Ireland), 11-13 May 2011
- J. Giner, A. Uranga, J. L. Muñoz-Gamarra, E. Marigó, E. Colinet, J. Arcamone, and N. Barniol, Cancellation of the Parasitic Current in an Integrated CMOS-MEMS Clamped-Clamped Beam Resonator, 37th International Conference on Micro and Nano Engineering11-13 September 2011
- E. Marigo, J.L. Muñoz-Gamarra, J. Giner, A. Uranga and N. Barniol, CMOSMEMS Dogbone resonator with capacitive and piezoresistive sensing capabilitie Participation, 37th International Conference on Micro and Nano Engineering (MNE) 11-13 September 2011
- J. Giner, A. Uranga, E. Marigo, J. L. Muñoz-Gamarra, and N. Barniol, UHF CMOS-MEMS bulk acoustic wave resonator, in Frequency Control and the European Frequency and Time Forum (IFCS), 2011 Joint Conference of the IEEE International, 2011, pp. 1-4. 2011
- J.L. Muñoz-Gamarra, E. Marigo, J.Giner, A.Uranga, N.Barniol, Characterization of CMOS-MEMS resonator by pulsed mode electrostatic actuation,Frequency Control Symposium (IFCS), 2010 IEEE International Newport Beach, California, USA, 2-4 june 2010
- J. Giner, A. Uranga, F. Torres, E. Marigo, J. L. Muñoz Gamarra, and N. Barniol, A CMOS-MEMS filter using a V-coupler and electrical phase inversion, in Frequency Control Symposium (IFCS), 2010 IEEE International, pp. 344-348, , 2010,
- E. Marigo, J. L. Muñoz-Gamarra, J. Giner, J. L. Lopez, F. Torres, A. Uranga, N. Barniol, and J. Verd, Linear operation of a 11 MHz CMOS-MEMS resonator, in Frequency Control Symposium (IFCS), 2010 IEEE International, 2010, pp. 158-161.
- E. Marigo, J.L. Muñoz-Gamarra, G. Vidal, J. Giner, F. Torres, A. Uranga, N. Barniol, Cross Coupled Beams CMOS-MEMS Resonator for VHF Range with Enhanced Electrostatic Detection, 36th International Conference on Micro and Nano Engineering (MNE) 2010
- J.L. Lopez, E. Marigo, J. Giner, J.L. Muñoz-Gamarra, F. Torres, A. Uranga, N. Barniol,CMOS-MEMS free-free beam resonators, 40th European SolidState Device Research Conference (ESSDERC) 2010


## Appendix A

## Ring Oscillator semi-analytical limit cycle prediction

In this annex the semi-analytical limit cycle for the ring oscillator configuration is calculated.

The following set of assumptions is made. First of all, only small amplitude motion of the beam is considered, so that $\boldsymbol{B}(\boldsymbol{a}) \rightarrow \boldsymbol{B}(\mathbf{0})$ and $\boldsymbol{f}_{\boldsymbol{c}}(\boldsymbol{a}) \rightarrow \boldsymbol{f}_{\boldsymbol{c}}(\mathbf{0})$ in equation 3.23. This allows us to recast 3.23 in the following state-space form:

$$
\begin{equation*}
\dot{z}=A z+b_{e} V^{2}+b_{e}(z) \tag{A.1}
\end{equation*}
$$

with

$$
\begin{gather*}
z=\left[\begin{array}{l}
a \\
\dot{a}
\end{array}\right] \quad b_{e}=\left[\begin{array}{c}
0 \\
f_{e}(0)
\end{array}\right]  \tag{A.2}\\
A=\left[\begin{array}{cc}
0_{2} & I_{2} \\
-K & -B(0)
\end{array}\right] \tag{A.3}
\end{gather*}
$$

It is also assumed that mechanical contact is instantaneous and governed by:

$$
\boldsymbol{z}\left(t_{c}^{+}\right)=\boldsymbol{S} \boldsymbol{z}\left(t_{c}^{-}\right) \quad \boldsymbol{S}=\left[\begin{array}{cccc}
1 & 0 & 0 & 0  \tag{A.4}\\
0 & 1 & 0 & 0 \\
0 & 0 & -\kappa & 0 \\
0 & 0 & 0 & 1
\end{array}\right]
$$

where $t_{c}$ designates the instant at which contact occurs. Equation A. 4 implies that, when a contact takes place, the state of the system is unchanged, except for the first modal velocity coefficient, governed by:

$$
\begin{equation*}
\dot{a}_{1}\left(t_{c}^{+}\right)=-\kappa \dot{a}_{1}\left(t_{c}^{-}\right) \tag{A.5}
\end{equation*}
$$

Coefficient $\kappa<1$ then represents the mechanical losses during contact. Between impacts, a beam is then governed by:

$$
\begin{equation*}
\dot{z}=A z+b_{e} V^{2} \tag{A.6}
\end{equation*}
$$

Finally, $V^{2}$ in A. 6 can take either of two values, ideally equal to $V_{o f f}^{2}=0$ and $V_{o n}^{2}=V_{d d}^{2}$, provided the electrical time constant is small (otherwise, the load capacitance is only partially charged or discharged. This, however, does not affect very much the rest of the analysis. The commutation from one value to the other takes place when the output of the previous inverter in the ring oscillator loop changes.

From this set of hypotheses, the existence of simple limit cycles can be predicted. In particular, let us assume that a limit cycle with period T , half-period $\mathrm{T} / 2$ and delay $\tau$ can take place in the system, meaning that:

$$
V(t)= \begin{cases}V_{o n} & t \in] 0, \tau]  \tag{A.7}\\ 0 & \left.t \in] \tau, \tau+\frac{T}{2}\right] \\ V_{o n} & \left.t \in] \tau+\frac{T}{2}, T\right]\end{cases}
$$

where the origin of time is taken at the moment when the mechanical contact occurs. Note that $\tau$ depends on the number of stages in the ring oscillator: $\tau=0$ for a one-stage oscillator, $\tau=T / 3$ for a three-stage oscillator, etc. The analytical solution of A. 6 A. 7 is straightforward, provided the beam does not come into contact with the drain for $t \in] 0, T$. Under this hypothesis, we find:

$$
\begin{equation*}
\boldsymbol{z}_{f}-\boldsymbol{e}^{\boldsymbol{A} T} \boldsymbol{z}_{o}=\left(\boldsymbol{I}_{4}-\boldsymbol{e}^{\boldsymbol{A}\left(\frac{T}{2}-\tau\right)}+\boldsymbol{e}^{\boldsymbol{A}(T-\tau)-e^{\boldsymbol{A} T}}\right) \boldsymbol{z}_{e} V_{o n}^{2} \tag{A.8}
\end{equation*}
$$

where $\boldsymbol{z}_{f}=\boldsymbol{z}\left(T^{-}\right), \boldsymbol{z}_{o}=\boldsymbol{z}\left(0^{+}\right), \boldsymbol{z}_{e}=--\boldsymbol{A}^{-\boldsymbol{1}} \boldsymbol{b}_{e}$ and $\boldsymbol{e}^{\boldsymbol{M}}$ designates the matrix exponential of $\boldsymbol{M}$. If the motion is periodic, we should have $\boldsymbol{z}\left(T^{-}\right)=\boldsymbol{z}\left(0^{-}\right)$, so that, using A. 4, A. 8 becomes:

$$
\begin{equation*}
\boldsymbol{z}_{o}\left(V_{o n}^{2}\right)=\left(\boldsymbol{S}^{-1}-\boldsymbol{e}^{\boldsymbol{A} T}\right)^{-1}\left(\boldsymbol{I}_{4}-\boldsymbol{e}^{\boldsymbol{A}\left(\frac{T}{2}-\tau\right)}+\boldsymbol{e}^{\boldsymbol{A}(T-\tau)}-\boldsymbol{e}^{\boldsymbol{A} T}\right) \boldsymbol{z}_{e} V_{o n}^{2} \tag{A.9}
\end{equation*}
$$

For a given value of $\gamma, V_{o n}^{2}$ should then be adjusted so that:

$$
\left[\begin{array}{llll}
1 & 0 & 0 & 0 \tag{A.10}
\end{array}\right] z_{o}=\gamma
$$

Since $\gamma$ and $V_{o n}^{2}$ are positive, this is only possible if, for instance,

$$
\left[\begin{array}{llll}
1 & 0 & 0 & 0 \tag{A.11}
\end{array}\right] z_{o}>0
$$

Furthermore, at time $0^{+}$, the beam should be bouncing away from the drain (and not into it), i.e.:

$$
\left[\begin{array}{llll}
0 & 0 & 1 & 0 \tag{A.12}
\end{array}\right] z_{o}(1)>0
$$

Finally A. 9 is valid only if there are no spurious contacts for $t \in] 0, T[$. There is no analytical way of verifying this, although the analytical expression of $\boldsymbol{z}(t)$ exits. One should then tabulate $\boldsymbol{z}\left(t_{i}\right)$ for $\left.t_{i} \in\right] 0, T$ and verify that, $\forall i$, the first
component of $\boldsymbol{z}\left(t_{i}\right)$ (corresponding to $\left.a_{1}\left(t_{i}\right)\right)$ is smaller than $\gamma$. If the condition is met, and A. 11 and A. 12 as well, then a limit cycle with period T, half period $\mathrm{T} / 2$, delay $\tau$ and no supplementary impacts between 0 and T may take place in the system. By setting $\gamma$ and sweeping a range of values of T , it is then possible to plot curves giving T versus $V_{\text {on }}$. Note that the procedure described above can be extended to the case when several impacts take place during a period. However, this requires solving a nonlinear set of equations and quickly becomes impractical when the number of impacts is more than a few.

## Appendix B

## RUNs description

In this annex all the chips submitted during this thesis are summarized:


## RUN September 2012

Technology: AMSS35D4M2 $\quad$ Area: $2470 \mu \mathrm{~m} \times 2785 \mu \mathrm{~m}$ Objective: Develop low operating switches using the MIM module of this AMS technology. Cantilevers and torsional designs were implemented


## RUN December 2012

Technology: AMSC35B4C3 $\quad$ Area: $2500 \mu \mathrm{~m} \times 2940 \mu \mathrm{~m}$ Objective: Develop MEMS switches using the BEOL metal layer of AMS 0.35 CMOS technology. Two different approaches were followed: M4 as structural layer or M4-VIA3-M3 stack.


RUN March 2013
Technology: AMSC35B4C3 $\quad$ Area: $\mathbf{2 7 9 5} \mu \mathrm{m} \times 3320 \mu \mathrm{~m}$
Objective: Develop RGT devices using a CMOS-MEMS approach.



## Bibliography

[1] International technology roadmap of semiconductors. Technical report, 2011.
[2] Robert G Knobel and Andrew N Cleland. Nanometre-scale displacement sensing using a single electron transistor. Nature, 424(6946):291-293, 2003.
[3] JL Arlett, JR Maloney, B Gudlewski, M Muluneh, and ML Roukes. Selfsensing micro-and nanocantilevers with attonewton-scale force resolution. Nano Letters, 6(5):1000-1006, 2006.
[4] K Jensen, Kwanpyo Kim, and A Zettl. An atomic-resolution nanomechanical mass sensor. Nature nanotechnology, 3(9):533-537, 2008.
[5] Julien Chaste, A Eichler, J Moser, G Ceballos, R Rurali, and A Bachtold. A nanomechanical mass sensor with yoctogram resolution. Nature nanotechnology, 7(5):301-304, 2012.
[6] Andrew N Cleland and Michael L Roukes. A nanometre-scale mechanical electrometer. Nature, 392(6672):160-162, 1998.
[7] KL Ekinci and ML Roukes. Nanoelectromechanical systems. Review of scientific instruments, 76(6):061101, 2005.
[8] V. Kaajakari. Practical MEMS. Small Gear Publishing, 2009. ISBN 9780982299104.
[9] Jonathan Bernstein, Raanan Miller, William Kelley, and Paul Ward. Lownoise MEMS vibration sensor for geophysical applications. Microelectromechanical Systems, Journal of, 8(4):433-438, 1999.
[10] CM Jha, G Bahl, R Melamud, SA Chandorkar, MA Hopcroft, B Kim, M Agarwal, J Salvia, H Mehta, and TW Kenny. CMOS-compatible dualresonator MEMS temperature sensor with milli-degree accuracy. In Proceedings of the Solid-State Sensors, Actuators and Microsystems Conference, pages 229-232, 2007.
[11] Liwei Lin and Weijie Yun. MEMS pressure sensors for aerospace applications. In Aerospace Conference, 1998 IEEE, volume 1, pages 429-436. IEEE, 1998.
[12] Chih-Ming Ho and Yu-Chong Tai. Micro-electro-mechanical-systems (MEMS) and fluid flows. Annual Review of Fluid Mechanics, 30(1):579612, 1998.
[13] Qing Wan, QH Li, YJ Chen, Ta-Hung Wang, XL He, JP Li, and CL Lin. Fabrication and ethanol sensing characteristics of zno nanowire gas sensors. Applied Physics Letters, 84(18):3654-3656, 2004.
[14] CS Lam. A review of the recent development of MEMS and crystal oscillators and their impacts on the frequency control products industry. In Ultrasonics Symposium, 2008. IUS 2008. IEEE, pages 694-704. IEEE, 2008.
[15] Jiangfeng Wu, Gary K Fedder, and L Richard Carley. A low-noise lowoffset capacitive sensing amplifier for a $50-\mu \mathrm{g} / \sqrt{H z}$ monolithic cmos mems accelerometer. Solid-State Circuits, IEEE Journal of, 39(5):722-730, 2004.
[16] KL Ekinci, YT Yang, and ML Roukes. Ultimate limits to inertial mass sensing based upon nanoelectromechanical systems. Journal of applied physics, 95(5):2682-2689, 2004.
[17] B Lassagne, D Garcia-Sanchez, A Aguasca, and A Bachtold. Ultrasensitive mass sensing with a nanotube electromechanical resonator. Nano letters, 8 (11):3735-3738, 2008.
[18] Rongrui He, XL Feng, ML Roukes, and Peidong Yang. Self-transducing silicon nanowire electromechanical systems at room temperature. Nano Letters, 8(6):1756-1761, 2008.
[19] AK Naik, MS Hanay, WK Hiebert, XL Feng, and ML Roukes. Towards single-molecule nanomechanical mass spectrometry. Nature nanotechnology, 4(7):445-450, 2009.
[20] J Verd, A Uranga, G Abadal, J Teva, F Torres, Francesc Pérez-Murano, J Fraxedas, J Esteve, and N Barniol. Monolithic mass sensor fabricated using a conventional technology with attogram resolution in air conditions. Applied physics letters, 91(1):013501, 2007.
[21] J. Verd. Monolithic CMOS-MEMS resonant beams for ultrasensitive mass detection. PhD thesis, 2008.
[22] Stephen D. Senturia. Microsystem Design. Springer, New York, NY, USA, 1st edition, 2000. ISBN 0792372468 , 9780792372462.
[23] Ali H Nayfeh, Mohammad I Younis, and Eihab M Abdel-Rahman. Reducedorder models for MEMS applications. Nonlinear dynamics, 41(1-3):211-236, 2005.
[24] Jerome Juillard, Grégory Arndt, and Eric Colinet. Modeling of micromachined beams subject to nonlinear restoring or damping forces. Microelectromechanical Systems, Journal of, 20(1):165-177, 2011.
[25] RRA Syms, H Zou, J Yao, D Uttamchandani, and J Stagg. Scalable electrothermal MEMS actuator for optical fibre alignment. Journal of Micromechanics and Microengineering, 14(12):1633, 2004.
[26] H Guckel. High-aspect-ratio micromachining via deep x-ray lithography. Proceedings of the IEEE, 86(8):1586-1593, 1998.
[27] Hee-Chul Lee, Jae-Yeong Park, and Jong-Uk Bu. Piezoelectrically actuated RF MEMS DC contact switches with low voltage operation. Microwave and Wireless Components Letters, IEEE, 15(4):202-204, 2005.
[28] JL Lopez, J Verd, J Teva, G Murillo, J Giner, F Torres, A Uranga, G Abadal, and N Barniol. Integration of RF-MEMS resonators on submicrometric commercial CMOS technologies. Journal of Micromechanics and Microengineering, 19(1):015002, 2009.
[29] U Krishnamoorthy, RH Olsson III, Gregory R Bogart, MS Baker, DW Carr, TP Swiler, and PJ Clews. In-plane MEMS-based nano-g accelerometer with sub-wavelength optical resonant sensor. Sensors and Actuators A: Physical, 145:283-290, 2008.
[30] Mo Li, Hong X Tang, and Michael L Roukes. Ultra-sensitive NEMS-based cantilevers for sensing, scanned probe and very high-frequency applications. Nature nanotechnology, 2(2):114-120, 2007.
[31] Gianluca Piazza, Philip J Stephanou, and Albert P Pisano. Piezoelectric aluminum nitride vibrating contour-mode MEMS resonators. Microelectromechanical Systems, Journal of, 15(6):1406-1418, 2006.
[32] H.C. Nathanson, W.E. Newell, R.A. Wickstrom, and Jr. Davis, J.R. The resonant gate transistor. Electron Devices, IEEE Transactions on, 14(3): 117-133, Mar 1967. ISSN 0018-9383. doi: 10.1109/T-ED.1967.15912.
[33] Dana Weinstein and Sunil A Bhave. The resonant body transistor. Nano letters, 10(4):1234-1237, 2010.
[34] CT-C Nguyen. Micromechanical resonators for oscillators and filters. In Ultrasonics Symposium, 1995. Proceedings., 1995 IEEE, volume 1, pages 489-499. IEEE, 1995.
[35] Aditya Bansal, Bipul Chandra Paul, and Kaushik Roy. An analytical fringe capacitance model for interconnects using conformal mapping. ComputerAided Design of Integrated Circuits and Systems, IEEE Transactions on, 25 (12):2765-2774, 2006.
[36] Vincent Pott, Hei Kam, Rhesa Nathanael, Jaeseok Jeon, Elad Alon, and Tsu-Jae King Liu. Mechanical computing redux: relays for integrated circuit applications. Proceedings of the IEEE, 98(12):2076-2094, 2010.
[37] Ben G Streetman and Sanjay Banerjee. Solid state electronic devices, volume 4. Prentice Hall Englewood Cliffs, NJ, 1995.
[38] Yannis Tsividis. Operation and Modeling of the MOS Transistor. McGrawHill, Inc., New York, NY, USA, 1987. ISBN 007065381X.
[39] Hamed F Dadgour and Kaustav Banerjee. Hybrid NEMS-CMOS integrated circuits: A novel strategy for energy-efficient designs. Computers \& Digital Techniques, IET, 3(6):593-608, 2009.
[40] Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic. Digital integrated circuits- A design perspective. Prentice Hall, 2ed edition, 2004.
[41] George Sery, Shekhar Borkar, and Vivek De. Life is CMOS: why chase the life after? In Proceedings of the 39th annual Design Automation Conference, pages 78-83. ACM, 2002.
[42] Kathy Boucart and Adrian Mihai Ionescu. Double-gate tunnel FET with high- $\kappa$ gate dielectric. Electron Devices, IEEE Transactions on, 54(7):17251733, 2007.
[43] Kailash Gopalakrishnan, Peter B Griffin, and James D Plummer. I-MOS: A novel semiconductor device with a subthreshold slope lower than $\mathrm{kt} / \mathrm{q}$. In Electron Devices Meeting, 2002. IEDM'02. International, pages 289-292. IEEE, 2002.
[44] George C Chase. History of mechanical computing machinery. In Proceedings of the ACM National Meeting, pages 1-28, 1952.
[45] JC Fisher and Ivar Giaever. Tunneling through thin insulating layers. Journal of Applied Physics, 32(2):172-177, 2004.
[46] JF Scott. Device physics of ferroelectric memories. Ferroelectrics, 183(1): 51-63, 1996.
[47] Owen Y Loh and Horacio D Espinosa. Nanoelectromechanical contact switches. Nature nanotechnology, 7(5):283-295, 2012.
[48] Jeong Oen Lee, Yong-Ha Song, Min-Wu Kim, Min-Ho Kang, Jae-Sub Oh, Hyun-Ho Yang, and Jun-Bo Yoon. A sub-1-volt nanoelectromechanical switching device. Nature nanotechnology, 8(1):36-40, 2013.
[49] XL Feng, MH Matheny, CA Zorman, M Mehregany, and ML Roukes. Low voltage nanoelectromechanical switches based on silicon carbide nanowires. Nano letters, 10(8):2891-2896, 2010.
[50] Rhesa Nathanael, Vincent Pott, Hei Kam, Jaeseok Jeon, and Tsu-Jae King Liu. 4-terminal relay technology for complementary logic. In Electron Devices Meeting (IEDM), 2009 IEEE International, pages 1-4. IEEE, 2009.
[51] Gabriel Abadal, Zachary James Davis, Bjarne Helbo, X Borrise, R Ruiz, Anja Boisen, F Campabadal, J Esteve, E Figueras, F Perez-Murano, et al. Electromechanical model of a resonating nano-cantilever-based sensor for high-resolution and high-sensitivity mass detection. Nanotechnology, 12(2): 100, 2001.
[52] Woo Young Choi, Hei Kam, Donovan Lee, Joanna Lai, and Tsu-Jae King Liu. Compact nano-electro-mechanical non-volatile memory (NEMory) for 3D integration. In Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pages 603-606. IEEE, 2007.
[53] In-Hyuk Choi, Min-Sang Kim, Sung-min Kim, Sung-young Lee, Ji-Myoung Lee, and Eun-Jung Yun. Multibit electro-mechanical memory device having cantilever electrodes, July 52011.
[54] Huilong Zhu. Nanoelectromechanical digital inverter, November 3 2009. US Patent 7,612,270.
[55] Adel S. Sedra and Kenneth C. Smith. Microelectronic Circuits Revised Edition. Oxford University Press, Inc., New York, NY, USA, 5th edition, 2007. ISBN 0195338839, 9780195338836.
[56] Anupama B Kaul, Eric W Wong, Larry Epp, and Brian D Hunt. Electromechanical carbon nanotube switches for high-frequency applications. Nano letters, 6(5):942-947, 2006.
[57] K Akarvardar, D Elata, R Parsa, GC Wan, K Yoo, J Provine, P Peumans, RT Howe, and H-SP Wong. Design considerations for complementary nanoelectromechanical logic gates. In Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pages 299-302. IEEE, 2007.
[58] Ming Liu, Haigang Yang, Sansiri Tanachutiwat, and Wei Wang. FPGA based on integration of carbon nanorelays and CMOS devices. In Nanoscale Architectures, 2009. NANOARCH'09. IEEE/ACM International Symposium on, pages 61-64. IEEE, 2009.
[59] Fred Chen, Hei Kam, Dejan Markovic, Tsu-Jae King Liu, Vladimir Stojanovic, and Elad Alon. Integrated circuit design with NEM relays. In Proceedings of the 2008 IEEE/ACM International Conference on ComputerAided Design, pages 750-757. IEEE Press, 2008.
[60] Tsu-Jae King Liu, Jaeseok Jeon, Hei Kam, et al. Prospects for MEM logic switch technology. In 2010 International Electron Devices Meeting, pages 18-3, 2010.
[61] Hamed Dadgour, Muhammad M Hussain, and Kaustav Banerjee. A new paradigm in the design of energy-efficient digital circuits using laterallyactuated double-gate nems. In Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, pages 7-12. ACM, 2010.
[62] Soogine Chong, Kerem Akarvardar, Roozbeh Parsa, Jun-Bo Yoon, Roger T Howe, Subhasish Mitra, and H-SP Wong. Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage. In Computer-Aided Design-Digest of Technical Papers, 2009. ICCAD 2009. IEEE/ACM International Conference on, pages 478-484. IEEE, 2009.
[63] Woo Young Choi, Taro Osabe, and Tsu-Jae King Liu. Nano-electromechanical nonvolatile memory (NEMory) cell design and scaling. Electron Devices, IEEE Transactions on, 55(12):3482-3488, 2008.
[64] Jaeseok Jeon, Vincent Pott, Hei Kam, Rhesa Nathanael, Elad Alon, and Tsu-Jae King Liu. Perfectly complementary relay design for digital logic applications. Electron Device Letters, IEEE, 31(4):371-373, 2010.
[65] Te-Hao Lee, Swarup Bhunia, and Mehran Mehregany. Electromechanical computing at 500 c with silicon carbide. Science, 329(5997):1316-1318, 2010.
[66] You Qian, Liang Lou, Minglin Julius Tsai, and Chengkuo Lee. A dual-silicon-nanowires based $u$-shape nanoelectromechanical switch with low pullin voltage. Applied Physics Letters, 100(11):113102, 2012.
[67] Daniel Grogg, Ute Drechsler, Armin Knoll, Urs Duerig, Yu Pu, Christoph Hagleitner, and Michel Despont. Curved in-plane electromechanical relay for low power logic applications. Journal of Micromechanics and Microengineering, 23(2):025024, 2013.
[68] Wenfeng Xiang and Chengkuo Lee. Nanoelectromechanical torsion switch of low operation voltage for nonvolatile memory application. Applied Physics Letters, 96(19):193113, 2010.
[69] Joshua Rubin, Ravishankar Sundararaman, Moonkyung Kim, and Sandip Tiwari. A low-voltage torsion nanorelay. Electron Device Letters, IEEE, 32 (3):414-416, 2011.
[70] Roozbeh Parsa, W Scott Lee, Mohammad Shavezipur, J Provine, Roya Maboudian, Subhasish Mitra, HP Wong, and Roger T Howe. Laterally actuated platinum-coated polysilicon NEM relays. Microelectromechanical Systems, Journal of, 22(3):768-778, 2013.
[71] Tina He, Vaishnavi Ranganathan, Rui Yang, Srihari Rajgopal, Swarup Bhunia, Mehran Mehregany, and Philip X-L Feng. Time-domain AC characterization of silicon carbide ( SiC ) nanoelectromechanical switches toward
high-speed operations. In Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS \& EUROSENSORS XXVII), 2013 Transducers \& Eurosensors XXVII: The 17th International Conference on, pages 669-672. IEEE, 2013.
[72] SN Cha, JE Jang, Y Choi, GAJ Amaratunga, D-J Kang, DG Hasko, JE Jung, and JM Kim. Fabrication of a nanoelectromechanical switch using a suspended carbon nanotube. Applied Physics Letters, 86(8):083105, 2005.
[73] JE Jang, SN Cha, Y Choi, TP Butler, DJ Kang, DG Hasko, JE Jung, YW Jin, JM Kim, and GAJ Amaratunga. Nanoelectromechanical switch with low voltage drive. Applied Physics Letters, 93(11):113105, 2008.
[74] Soogine Chong, Byoungil Lee, Kokab B Parizi, J Provine, Subhasish Mitra, Roger T Howe, and H-SP Wong. Integration of nanoelectromechanical (NEM) relays with silicon CMOS with functional CMOS-NEM circuit. In Electron Devices Meeting (IEDM), 2011 IEEE International, pages 30-5. IEEE, 2011.
[75] Nicolas Abelé, R Fritschi, K Boucart, F Casset, P Ancey, and Adrian Mihai Ionescu. Suspended-gate MOSFET: bringing new MEMS functionality into solid-state MOS transistor. In Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, pages 479-481. IEEE, 2005.
[76] Weon Wi Jang, Jeong Oen Lee, Jun-Bo Yoon, Min-Sang Kim, Ji-Myoung Lee, Sung-Min Kim, Keun-Hwi Cho, Dong-Won Kim, Donggun Park, and Won-Seong Lee. Fabrication and characterization of a nanoelectromechanical switch with $15-\mathrm{nm}$-thick suspension air gap. Applied Physics Letters, 92(10): 103110, 2008.
[77] Jana Andzane, Nikolay Petkov, Aleksandrs I Livshits, John J Boland, Justin D Holmes, and Donats Erts. Two-terminal nanoelectromechanical devices based on germanium nanowires. Nano letters, 9(5):1824-1829, 2009.
[78] Jan Bienstman, Joos Vandewalle, and Robert Puers. The autonomous impact resonator: a new operating principle for a silicon resonant strain gauge. Sensors and Actuators A: Physical, 66(1):40-49, 1998.
[79] SW Shaw. Forced vibrations of a beam with one-sided amplitude constraint: theory and experiment. Journal of Sound and Vibration, 99(2):199-212, 1985.
[80] Steven Wayne Shaw and PJ Holmes. A periodically forced piecewise linear oscillator. Journal of Sound and Vibration, 90(1):129-155, 1983.
[81] Yue Wu, Yi Cui, Lynn Huynh, Carl J Barrelet, David C Bell, and Charles M Lieber. Controlled growth and structures of molecular-scale silicon nanowires. Nano Letters, 4(3):433-436, 2004.
[82] Zhipeng Huang, Hui Fang, and Jing Zhu. Fabrication of silicon nanowire arrays with controlled diameter, length, and density. Advanced materials, 19 (5):744-748, 2007.
[83] Gary K Fedder. Top-down design of MEMS. In Proceedings of the 2000 Int. Conf. on Modeling and Simulation of Microsystems Semiconductors, Sensors and Actuators. San Diego (USA), volume 1, pages 7-10, 2000.
[84] Henry Baltes, Oliver Brand, Gary K Fedder, Christofer Hierold, Jan G Korvink, and Osamu Tabata. CMOS-MEMS: Advanced Micro and Nanosystems. John Wiley \& Sons, 2008.
[85] JH Smith, S Montague, JJ Sniegowski, JR Murray, and PJ McWhorter. Embedded micromechanical devices for the monolithic integration of MEMS with CMOS. In Electron Devices Meeting, 1995. IEDM'95., International, pages 609-612. Ieee, 1995.
[86] John A Yasaitis, Michael Judy, Tim Brosnihan, Peter M Garone, Nikolay Pokrovskiy, Debbie Sniderman, Scott Limb, Roger T Howe, Bernhard E Boser, Moorthi Palaniapan, et al. A modular process for integrating thick polysilicon MEMS devices with sub-micron CMOS. In Micromachining and

Microfabrication, pages 145-154. International Society for Optics and Photonics, 2003.
[87] John A Geen, Steven J Sherman, John F Chang, and Stephen R Lewis. Single-chip surface micromachined integrated gyroscope with 50/h allan deviation. IEEE Journal of Solid-State Circuits, 37(12):1860-1866, 2002.
[88] KH-L Chau, SR Lewis, Y Zhao, RT Howe, SF Bart, and RG Marcheselli. An integrated force-balanced capacitive accelerometer for low-g applications. Sensors and Actuators A: Physical, 54(1):472-476, 1996.
[89] Christofer Hierold. Intelligent CMOS sensors. In Micro Electro Mechanical Systems, 2000. MEMS 2000. The Thirteenth Annual International Conference on, pages 1-6. IEEE, 2000.
[90] Gary K Fedder, Suresh Santhanam, Michael L Reed, Steve C Eagle, David F Guillou, Mike S-C Lu, and L Richard Carley. Laminated high-aspect-ratio microstructures in a conventional CMOS process. In Micro Electro Mechanical Systems, 1996, MEMS'96, Proceedings. An Investigation of Micro Structures, Sensors, Actuators, Machines and Systems. IEEE, The Ninth Annual International Workshop on, pages 13-18. IEEE, 1996.
[91] J Verd, A Uranga, G Abadal, JL Teva, F Torres, J Lopez, F Perez-Murano, J Esteve, and N Barniol. Monolithic CMOS-MEMS oscillator circuit for sensing in the attogram range. IEEE electron device letters, 29(2):146-148, 2008.
[92] Wen-Chien Chen, Weileun Fang, and Sheng-Shian Li. High-integrated CMOS-MEMS resonators with deep-submicrometer gaps and quasi-linear frequency tuning. Microelectromechanical Systems, Journal of, 21(3):688701, 2012.
[93] DR Sparks, X Huang, W Higdon, and JD Johnson. Angular rate sensor and accelerometer combined on the same micromachined CMOS chip. Microsystem technologies, 4(3):139-142, 1998.
[94] Peter F Van Kessel, Larry J Hornbeck, Robert E Meier, and Michael R Douglass. A MEMS-based projection display. Proceedings of the IEEE, 86 (8):1687-1704, 1998.
[95] Maxim K Zalalutdinov, Joshua D Cross, Jeffrey W Baldwin, Bojan R Ilic, Wenzhe Zhou, Brian H Houston, and Jeevak M Parpia. CMOS-integrated RF MEMS resonators. Microelectromechanical Systems, Journal of, 19(4): 807-815, 2010.
[96] MA Lemkin, TN Juneau, WA Clark, TA Roessig, and TJ Brosnihan. A lownoise digital accelerometer using integrated SOI-MEMS technology. Tech. Digest, Transducers, 99:1294-1297, 1999.
[97] CT-C Nguyen and Roger T Howe. An integrated cmos micromechanical resonator high-Q oscillator. Solid-State Circuits, IEEE Journal of, 34(4): 440-455, 1999.
[98] Andrea Elke Franke, John M Heck, Tsu-Jae King, and Roger T Howe. Polycrystalline silicon-germanium films for integrated microsystems. Microelectromechanical Systems, Journal of, 12(2):160-171, 2003.
[99] Radhika Marathe, Wentao Wang, and Dana Weinstein. Si-based unreleased hybrid MEMS-CMOS resonators in 32 nm technology. In Micro Electro Mechanical Systems (MEMS), 2012 IEEE 25th International Conference on, pages 729-732. IEEE, 2012.
[100] R. Marathe, B. Bahr, W. Wang, Z. Mahmood, L. Daniel, and D. Weinstein. Resonant body transistors in ibm's 32 nm soi cmos technology. Microelectromechanical Systems, Journal of, 23(3):636-650, June 2014. ISSN 1057-7157. doi: 10.1109/JMEMS.2013.2283720.
[101] J Giner, A Uranga, JL Muñoz-Gamarra, E Marigó, and N Barniol. VHF monolithically integrated CMOS-MEMS longitudinal bulk acoustic resonator. Electronics letters, 48(9):514-516, 2012.
[102] Vinayak Pachkawade, Ming-Huang Li, Cheng-Syun Li, and Sheng-Shian Li. A CMOS-MEMS resonator integrated system for oscillator application. Sensors Journal, IEEE, 13(8):2882-2889, 2013.
[103] Yu-Chia Liu, Ming-Han Tsai, Wen-Chien Chen, Sheng-Shian Li, and Weileun Fang. High-Q, large-stopband-rejection integrated CMOS-MEMS oxide resonators with embedded metal electrodes. In Solid-State Sensors, Actuators and Microsystems Conference (TRANSDUCERS), 2011 16th International, pages 934-937. IEEE, 2011.
[104] C-C Lo and Gary K Fedder. On-chip high quality factor CMOS-MEMS silicon-fin resonators. In Solid-State Sensors, Actuators and Microsystems Conference, 2007. TRANSDUCERS 200\%. International, pages 2449-2452. IEEE, 2007.
[105] Jaume Verd, G Abadal, J Teva, M Villarroya Gaudó, Arantxa Uranga, Xavier Borrisé, Francesca Campabadal, Jaume Esteve, E Figueras Costa, Francesc Pérez-Murano, et al. Design, fabrication, and characterization of a submicroelectromechanical resonator with monolithically integrated CMOS readout circuit. Microelectromechanical Systems, Journal of, 14(3):508-519, 2005.
[106] J.Giner-A.Uranga N.Barniol E. Marigo, J.L. Muñoz-Gamarra. A 230mhz CMOS-MEMS bulk acoustic wave resonator. Microelectronic Engineering, 98(0):458 - 462, 2012. ISSN 0167-9317. doi: http://dx.doi.org/10.1016/j. mee.2012.07.102.
[107] J Giner, A Uranga, F Torres, E Marigo, and N Barniol. Fully CMOS integrated bandpass filter based on mechanical coupling of two RF MEMS resonators. Electronics letters, 46(9):640-641, 2010.
[108] Joan Lluis Lopez, Jaume Verd, Arantxa Uranga, Joan Giner, Gonzalo Murillo, Francesc Torres, Gabriel Abadal, and Nuria Barniol. A CMOSMEMS rf-tunable bandpass filter based on two high-22-mhz polysilicon
clamped-clamped beam resonators. Electron Device Letters, IEEE, 30(7): 718-720, 2009.
[109] J Verd, A Uranga, J Teva, JL Lopez, F Torres, J Esteve, G Abadal, F PerezMurano, and N Barniol. Integrated CMOS-MEMS with on-chip readout electronics for high-frequency applications. Electron Device Letters, IEEE, 27(6):495-497, 2006.
[110] Wen-Chien Chen, Weileun Fang, and Sheng-Shian Li. A generalized CMOSMEMS platform for micromechanical resonators monolithically integrated with circuits. Journal of Micromechanics and Microengineering, 21(6): 065012, 2011.
[111] Wen-Chien Chen, Ming-Huang Li, Weileun Fang, and Sheng-Shian Li. Realizing deep-submicron gap spacing for CMOS-MEMS resonators with frequency tuning capability via modulated boundary conditions. In Micro Electro Mechanical Systems (MEMS), 2010 IEEE 23rd International Conference on, pages 735-738. IEEE, 2010.
[112] Cheng-Syun Li, Li-Jen Hou, and Sheng-Shian Li. Advanced CMOS-MEMS resonator platform. Electron Device Letters, IEEE, 33(2):272-274, 2012.
[113] Wen-Chien Chen, Weileun Fang, and Sheng-Shian Li. VHF CMOS-MEMS oxide resonators with Qi 10,000. In Frequency Control Symposium (FCS), 2012 IEEE International, pages 1-4. IEEE, 2012.
[114] Huikai Xie and Gary K Fedder. Vertical comb-finger capacitive actuation and sensing for CMOS-MEMS. Sensors and Actuators A: Physical, 95(2): 212-221, 2002.
[115] Fang Chen, Jay Brotz, Umut Arslan, Chiung-Cheng Lo, Tamal Mukherjee, and Gary K Fedder. CMOS-MEMS resonant RF mixer-filters. In Micro Electro Mechanical Systems, 2005. MEMS 2005. 18th IEEE International Conference on, pages 24-27. IEEE, 2005.
[116] Chiung-Cheng Lo, Fang Chen, and GK Fedder. Integrated HF CMOSMEMS square-frame resonators with on-chip electronics and electrothermal narrow gap mechanism. In Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS'05. The 13th International Conference on, volume 2, pages 2074-2077. IEEE, 2005.
[117] I Bargatin, EB Myers, JS Aldridge, C Marcoux, P Brianceau, L Duraffourg, E Colinet, S Hentz, P Andreucci, and ML Roukes. Large-scale integration of nanoelectromechanical systems for gas sensing applications. Nano letters, 12(3):1269-1274, 2012.
[118] MS Hanay, S Kelber, AK Naik, D Chi, S Hentz, EC Bullard, E Colinet, L Duraffourg, and ML Roukes. Single-protein nanomechanical mass spectrometry in real time. Nature nanotechnology, 7(9):602-608, 2012.
[119] St microelectronics. http://www.st.com/.
[120] JL López, J Giner, G Murillo, F Torres, E Marigó, A Uranga, G Abadal, and N Barniol. Third-mode 48 mhz free-free beam resonator used as a RF balun. Microelectronic Engineering, 87(5):1256-1258, 2010.
[121] Marie-Ange Eyoum, N Hoivik, C Jahnes, J Cotte, and Xiao-Hu Liu. Analysis and modeling of curvature in copper-based MEMS structures fabricated using CMOS interconnect technology. In Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS'05. The 13th International Conference on, volume 1, pages 764-767. IEEE, 2005.
[122] XL Feng, Rongrui He, Peidong Yang, and ML Roukes. Very high frequency silicon nanowire electromechanical resonators. Nano Letters, 7(7):1953-1959, 2007.
[123] Bei Peng, Mark Locascio, Peter Zapol, Shuyou Li, Steven L Mielke, George C Schatz, and Horacio D Espinosa. Measurements of near-ultimate strength for multiwalled carbon nanotubes and irradiation-induced crosslinking improvements. Nature nanotechnology, 3(10):626-631, 2008.
[124] Europractice. http://www.http://www.europractice-ic.com/.
[125] Cmp. http://www.http://cmp.imag.fr/.
[126] Y. Nishi and R. Doering. Handbook of Semiconductor Manufacturing Technology, Second Edition. Taylor \& Francis, 2007. ISBN 9781420017663.
[127] Harry JM Veendrick. Nanometer CMOS ICs: From Basics to ASICs. Springer, 2010.
[128] Kirt R Williams and Richard S Muller. Etch rates for micromachining processing. Microelectromechanical Systems, Journal of, 5(4):256-269, 1996.
[129] E. Marigo. Monolithic packaging and transduction approaches for CMOSMEMS resonator. PhD thesis, 2012.
[130] E.Marigo. J.L. Munoz-Gamarra. G. Vidal-Alvarez. F. Torres. N. Barniol. Characterization of a CMOS-NEMS resonator as a DC switch. In International seminar on nanomechanical systems. Touluosee, France, 2011.
[131] JL Lopez, Jordi Teva, Arantxa Uranga, Francesc Torres, Jaume Verd, Gabriel Abadal, Nuria Barniol, Jaume Esteve, and Francesc Pérez-Murano. Mixing in a 220mhz CMOS-MEMS. In Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on, pages 2630-2633. IEEE, 2007.
[132] D Karabacak, T Kouh, CC Huang, and KL Ekinci. Optical knife-edge technique for nanomechanical displacement detection. Applied physics letters, 88(19):193122, 2006.
[133] Weon Wi Jang, Jun-Bo Yoon, Min-Sang Kim, Ji-Myoung Lee, Sung-Min Kim, Eun-Jung Yoon, Keun Hwi Cho, Sung-Young Lee, In-Hyuk Choi, Dong-Won Kim, et al. NEMS switch with 30nm-thick beam and 20nmthick air-gap for high density non-volatile memory applications. Solid-State Electronics, 52(10):1578-1583, 2008.
[134] XM Zhang, FS Chau, C Quan, YL Lam, and AQ Liu. A study of the static characteristics of a torsional micromirror. Sensors and Actuators A: Physical, 90(1):73-81, 2001.
[135] ROE Vijgen and JH Dautzenberg. Mechanical measurement of the residual stress in thin PVD films. Thin Solid Films, 270(1):264-269, 1995.
[136] D Molinero, R Comulada, and L Castaner. Dielectric charge measurements in capacitive microelectromechanical switches. Applied physics letters, 89 (10):103506, 2006.
[137] D Molinero, N Abelé, L Castañer, and AM Ionescu. Oxide charging and memory effects in suspended-gate FET. In Micro Electro Mechanical Systems, 2008. MEMS 2008. IEEE 21st International Conference on, pages 685-688. IEEE, 2008.
[138] J Iijima, J-W Lim, S-H Hong, S Suzuki, K Mimura, and M Isshiki. Native oxidation of ultra high purity cu bulk and thin films. Applied Surface Science, 253(5):2825-2829, 2006.
[139] E Marigo, JL Lopez, G Murillo, F Torres, J Giner, A Uranga, G Abadal, J Esteve, and N Barniol. Zero-level packaging of MEMS in standard CMOS technology. Journal of Micromechanics and Microengineering, 20(6):064009, 2010.
[140] Ali Husain, J Hone, Henk W Ch Postma, XMH Huang, T Drake, Mladen Barbic, Axel Scherer, and ML Roukes. Nanowire-based very-high-frequency electromechanical resonator. Applied Physics Letters, 83(6):1240-1242, 2003.
[141] HB Peng, CW Chang, S Aloni, TD Yuzvinsky, and A Zettl. Ultrahigh frequency nanotube resonators. Phys. Rev. Lett, 97(8):087203, 2006.
[142] Yuan Xie, Sheng-Shian Li, Yu-Wei Lin, Zeying Ren, and CT-C Nguyen. 1.52-ghz micromechanical extensional wine-glass mode ring resonators. Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on, 55 (4):890-907, 2008.
[143] Dana Weinstein and Sunil A Bhave. Piezoresistive sensing of a dielectrically actuated silicon bar resonator. In Solid-State Sensors, Actuators, and Microsystems Workshop, pages 368-371, 2008.
[144] AN Cleland, M Pophristic, and I Ferguson. Single-crystal aluminum nitride nanomechanical resonators. Applied Physics Letters, 79(13):2070-2072, 2001.
[145] Dana Weinstein and Sunil A Bhave. Internal dielectric transduction of a 4.5 ghz silicon bar resonator. In Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pages 415-418. IEEE, 2007.
[146] N Abelé, V Pott, K Boucart, F Casset, K Séguéni, P Ancey, and AM Ionescu. Comparison of RSG-MOSFET and capacitive MEMS resonator detection. Electronics Letters, 41(5):242-244, 2005.
[147] N Abele, K Séguéni, K Boucart, F Casset, B Legrand, L Buchaillot, P Ancey, and AM Ionescu. Ultra-low voltage MEMS resonator based on RSGMOSFET. In Micro Electro Mechanical Systems, 2006. MEMS 2006 Istanbul. 19th IEEE International Conference on, pages 882-885. IEEE, 2006.
[148] Chi-Hang Chin, Cheng-Syun Li, Ming-Huang Li, and Sheng-Shian Li. A CMOS-MEMS resonant gate field effect transistor. In Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS \& EUROSENSORS XXVII), 2013 Transducers \& Eurosensors XXVII: The 17th International Conference on, pages 2284-2287. IEEE, 2013.
[149] Eric Colinet, Cédric Durand, Laurent Duraffourg, Patrick Audebert, Guillaume Dumas, Fabrice Casset, Eric Ollier, Pascal Ancey, J-F Carpentier, Lionel Buchaillot, et al. Ultra-sensitive capacitive detection based on SGMOSFET compatible with front-end cmos process. Solid-State Circuits, IEEE Journal of, 44(1):247-257, 2009.
[150] Daniel Grogg, Dimitrios Tsamados, Nicoleta Diana Badila, and Adrian Mihai Ionescu. Integration of MOSFET transistors in MEMS resonators for improved output detection. In Solid-State Sensors, Actuators and Microsystems Conference, 2007. TRANSDUCERS 2007. International, pages 17091712. IEEE, 2007.
[151] Daniel Grogg, Marco Mazza, Dimitrios Tsamados, and Adrian Mihai Ionescu. Multi-gate vibrating-body field effect transistor (VB-FETs). In Electron Devices Meeting, 2008. IEDM 2008. IEEE International, pages 14. IEEE, 2008.
[152] James HT Ransley, Colm Durkan, and Ashwin A Seshia. A depletion layer actuator. In Solid-State Sensors, Actuators and Microsystems Conference, 2007. TRANSDUCERS 2007. International, pages 1393-1396. IEEE, 2007.
[153] Eugene Hwang and Sunil A Bhave. PN-diode transduced 3.7-ghz silicon resonator. In Micro Electro Mechanical Systems (MEMS), 2010 IEEE 23rd International Conference on, pages 208-211. IEEE, 2010.
[154] James HT Ransley, A Aziz, C Durkan, and AA Seshia. Silicon depletion layer actuators. Applied Physics Letters, 92(18):184103, 2008.
[155] Laurent Duraffourg, Eric Colinet, E Ollier, S Hentz, Philippe Andreucci, Bruno Reig, and Philippe Robert. Compact and explicit physical model for lateral metal-oxide-semiconductor field-effect transistor with nanoelectromechanical system based resonant gate. Applied Physics Letters, 92(17): 174106, 2008.
[156] Christian C Enz, François Krummenacher, and Eric A Vittoz. An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications. Analog integrated circuits and signal processing, 8(1):83-114, 1995.
[157] Matthias Bucher, Christophe Lallement, and Christian C Enz. An efficient parameter extraction methodology for the EKV MOST model. In Microelectronic Test Structures, 1996. ICMTS 1996. Proceedings. 1996 IEEE International Conference on, pages 145-150. IEEE, 1996.
[158] Nicolas ABEL. Design and fabrication of suspended-gate MOSFETs for MEMS resonator, switch and memory applications. PhD thesis, École Polytechnique Fédérale de Lausanne, 2007.
[159] C. Hu. Modern Semiconductor Devices for Integrated Circuits. Prentice Hall, 2010. ISBN 9780136085256.
[160] B.G. Streetman and S.K. Banerjee. Solid State Electronic Devices. Prentice Hall Series in Solid State Physical Electronics. Pearson Prentice Hall, 2006. ISBN 9780131497269.
[161] H. Veendrick. Nanometer CMOS ICs: From basics to ASICs. Springer Netherlands, 2008. ISBN 9781402083327 . URL http://books.google.es/ books?id=7jUqkgEACAAJ.
[162] Najib Kacem, Sébastien Baguet, Sebastien Hentz, and Régis Dufour. Computational and quasi-analytical models for non-linear vibrations of resonant MEMS and NEMS sensors. International Journal of Non-Linear Mechanics, 46(3):532-542, 2011.
[163] Christian C Enz and Eric A Vittoz. MOS transistor modeling for low-voltage and low-power analog IC design. Microelectronic engineering, 39(1):59-76, 1997.
[164] Hei Kam, Vincent Pott, Rhesa Nathanael, Jaeseok Jeon, Elad Alon, and Tsu-Jae King Liu. Design and reliability of a micro-relay technology for zero-standby-power digital logic applications. In Electron Devices Meeting (IEDM), 2009 IEEE International, pages 1-4. IEEE, 2009.


[^0]:    The reduction of $M E M S$ devices to the nano scale (NEMS) devices promises to revolutionize measurements of extremely small displacements and extremely weak forces. In order to obtain smaller structures using a CMOS approach, ST 65 nm commercial CMOS technology will be used to define NEMS structures and a postCMOS releasing process will be developed in order to release the NEMS devices. This chapter contents include: the state of the art of CMOS-MEMS devices, ST 65 $n m$ technology description, post-CMOS NEMS releasing process and physical characterization of the fabricated devices. Additionally the electrical characterization of the resonator developed using the different available layers are presented.

